Simultaneous short-path and long-path timing optimization for FPGAs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 838-845

  Fung, Ryan ^a   Betz, Vaughn ^a   Chow, William ^a  

^a ALTERA CORPORATION   (Canada)

Author keywords

FPGA; Routing; Timing

Indexed keywords

LONG-PATH; PERIPHERAL COMPONENT INTERCONNECT (PCI); SHORT-PATH; TIMING OPTIMIZATION;

ALGORITHMS; COMPUTER AIDED DESIGN; DATA TRANSFER; INTERCONNECTION NETWORKS; NETWORKS (CIRCUITS); OPTIMIZATION; SIGNAL PROCESSING;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 16244420083     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382691     Document Type: Conference Paper

References (12)

1. "Quartus II Software", www.altera.com.
2. "ISE Logic Design Tools", www.xilinx.com.
3. N. Shenoy, R. Brayton, and A. Sangiovanni-Vincentelli, "Minimum Padding to Satisfy Short Path Constraints," ICCAD, 1993, pp. 156-161.
4. P. S. Hauge, R. Nair, and E. J. Yoffa, "Circuit Placement for Predictable Performance", ICCAD, 1987, pp. 88-91.
5. H. Youssef and E. Shragowitz, "Timing Constraints for Correct Performance", ICCAD, 1990, pp. 24-27.
6. J. Frankle, "Iterative and Adaptive Slack Allocation for Performance-driven Layout and FPGA Routing", DAC, 1992, pp. 536-542.
7. Y. S. Lee and A. Wu, "A Performance and Routability-Driven Router for FPGAs Considering Path Delays", DAC, 1995, pp. 557-561.
8. C. Ebeling, L. McMurchie, S. A. Hauck, and S. Burns, "Placement and Routing Tools for the Triptych FPGA", IEEE Trans. on VLSI, Dec. 1995, pp. 473-482.
9. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.
10. S. Lee and M. Wong, "Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation," IEEE TCAD, April 2003, pp. 506-511.
11. "The FPGA Place and Route Challenge", http://www.eecg.toronto. edu/~vaughn/challenge/challenge.html.
12. "Stratix Device Family Data Sheet", www.altera.com.