Warp processing: Dynamic translation of binaries to FPGA circuits

Computer

Volumn 41, Issue 7, 2008, Pages 40-46

  Vahid, Frank ^a   Stitt, Greg ^b   Lysecky, Roman ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

^c UNIVERSITY OF ARIZONA   (United States)

Author keywords

Dynamic synthesis; Embedded systems; FPGA; Just in time compilation; Reconfigurable computing; Warp processing

Indexed keywords

EID: 48249084289     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2008.240     Document Type: Article

References (12)

1. K. Compton and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, 2002, pp. 171-210.
2. B.A. Levine and H.H. Schmit, "Efficient Application Representation for HASTE: Hybrid Architectures with a Single, Transformable Executable," Proc. Symp. FPGAs for Custom Computing Machines (FCCM 03), IEEE Press, 2003, pp. 101-110.
3. N. Clark et al., "An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors," Proc. Int'l Symp. Computer Architecture (ISCA 05), IEEE Press, 2005, pp. 272-283.
4. M. Gschwind et al., "Dynamic and Transparent Binary Translation," Computer, Mar. 2000, pp. 54-59.
5. M.D. Hill et al., "Wisconsin Architectural Research Tool Set," ACM SIGARCH Computer Architecture News, vol. 21, no. 4, 1993, pp. 8-10.
6. C. Cifuentes and M. Van Emmerik, "UQBT: Adaptable Binary Translation at Low Cost," Computer, Mar. 2000, pp. 60-66.
7. G. Stitt and F. Vahid, "Binary Synthesis," ACM Trans. Design Automation of Electronic Systems, vol. 12, no. 3, 2007, pp. 1-30.
8. Z. Guo, A.B. Buyukkurt, and W. Najjar, "Input Data Reuse in Compiling Window Operations onto Reconfigurable Hardware," Proc. Symp. Languages, Compilers, and Tools for Embedded Systems (LCTES 04), ACM Press, 2004, pp. 249-256.
9. R. Lysecky, G. Stitt, and F. Vahid, "Warp Processors," ACM Trans. Design Automation of Electronic Systems, vol. 11, no. 3, 2006, pp. 659-681.
10. G. Stitt et al., "Hardware/Software Partitioning of Software Binaries: A Case Study of H.264 Decode," Proc. Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES/ISSS 05), ACM Press, 2005, pp. 285-290.
11. R. Lysecky, F. Vahid, and S. Tan, "Dynamic FPGA Routing for Just-in-Time Compilation," Proc. IEEE/ACM Design Automation Conf. (DAC 04), ACM Press, 2004, pp. 954-959.
12. G. Stitt and F. Vahid, "Thread Warping: A Framework for Dynamic Synthesis of Thread Accelerators," Proc. Int'l Conf. Hardware/ Software Codesign and System Synthesis (CODES/ISSS 07), ACM Press, 2007, pp. 93-98.