Strategic challenges for application development productivity in Reconfigurable Computing

National Aerospace and Electronics Conference, Proceedings of the IEEE

Volumn , Issue , 2008, Pages 209-218

  Merchant, Saumil G ^a   Holland, Brian M ^a   Reardon, Casey ^a   George, Alan D ^a   Lam, Herman ^a   Stitt, Greg ^a   Smith, Melissa C ^b   Alam, Nahid ^b   Gonzalez, Ivan ^c   El Araby, Esam ^c   Saha, Proshanta ^c   El Ghazawi, Tarek ^c   Simmler, Harald ^c  

^a UNIVERSITY OF FLORIDA   (United States)

^b CLEMSON UNIVERSITY   (United States)

^c GEORGE WASHINGTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DESIGN; APPLICATION DEVELOPMENT; DARPA PROGRAM; DESIGN COMPLEXITY; DESIGN PRODUCTIVITY; DEVICE ARCHITECTURES; FABRICATION COST; FPGA DESIGN; MANY-CORE; POTENTIAL SOLUTIONS; RE-CONFIGURABLE COMPUTING APPLICATIONS; RECONFIGURABLE COMPUTING; RESEARCH INITIATIVES; ROADMAP; SEMANTIC GAP; STRATEGIC CHALLENGES; STRATEGIC INFRASTRUCTURE;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); TECHNOLOGICAL FORECASTING;

DESIGN;

EID: 66749087427     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NAECON.2008.4806548     Document Type: Conference Paper

References (39)

1. K. Compton and S. Hauck, "Reconfigurable computing: A survey of systems and software," ACM Computing Surveys (CSUR), Vol. 34, No. 2, pp. 171-210, Jun. 2002.
2. A. Agarwal, "The Tile processor: A 64-core multicore for embedded processing," Proc. High-Performance Embedded Computing Workshop (HPEC), MIT Lincoln Lab, Lexington, MA, Sep. 18-20, 2007.
3. J. Held, et al., "From a few cores to many: A tera-scale computing research overview," White paper, Intel Corporation, 2006.
4. D. Pham et al., "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor," IEEE Journal of Solid-state Circuits, Vol. 41, No. 1, pp. 179-196, Jan. 2006
5. L. Lewins et. al, "World's first polymorphic computer-MONARCH," Proc. High-Performance Embedded Computing Workshop (HPEC), MIT Lincoln Lab, Lexington, MA, Sep. 18-20, 2007.
6. W. Fornaciari, D. Sciuto, C. Silvano, V. Zaccaria, A sensitivity-based design space exploration methodology for embedded systems, Design Automation for Embedded Systems, Kluwer Academic Publishers 7 (1-2), pp. 7-33, 2002.
7. M. Gries, "Methods for Evaluating and Covering the Design Space during Early Design Development", Technical report, Electronics Research Lab, University of California at Berkeley, UCB/ERL M03/32pp. 189-194, Aug. 2003.
8. D. Densmore, A. Sangiovanni-Vincentelli, and R. Passerone, "A Platform-Based Taxonomy for ESL Design", IEEE Design & Test of Computers, Volume 23, Issue 5, pp. 359-374, May 2006.
9. E. El-Araby, P. Nosum, and T. El-Ghazawi, "Productivity of High-Level Languages on Reconfigurable Computers: An HPC Perspective", IEEE International Conference on Field-Programmable Technology (FPT 2007), Japan, December, 2007.
10. A. Antola, "A Novel Hardware/Software Codesign Methodology Based on Dynamic Reconfiguration with Impulse C and Codeveloper," Programmable Logic, SPL '07, 3rd Southern Conference on, pp. 221-224, 2007.
11. Miaoqing Huang, Ivan Gonzalez, and Tarek El-Ghazawi, "A Portable Memory Access Framework for High-Performance Reconfigurable Computers", Proc. IEEE International Conference on Field-Programmable Technology (ICFPT'07), Kokurakita, Kitakyushu, Japan, Dec. 12-14, 2007.
12. Kannan, P.; Bhatia, D., "Interconnect estimation for FPGAs," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 25, no. 8, pp. 1523-1534, Aug. 2006.
13. Xingzheng Li, Haigang Yang, Hua Zhong; "Use of VPR in Design of FPGA Architecture", 8th International Conference on Solid-State and Integrated Circuit Technology, ICSICT '06), pp. 1880 - 1882, 2006.
14. J. G. Tong, "A Comparison of Profiling Tools for FPGA-Based Embedded Systems", Electrical and Computer Engineering, CCECE 2007, Canadian Conference on, pp. 1687-1690, 2007.
15. A. DeHon, et al., "Design patterns for reconfigurable computing," Proc. Twelfth Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 13-23, Napa Valley, CA, Apr. 20-23, 2004.
16. M.C. Smith, "Analytical modeling of high performance reconfigurable computers: prediction and analysis of system performance," Ph.D. Dissertation, ECEDept. University of Tennessee, pp. 208, Dec. 2003.
17. B. Holland, K. Nagarajan, C. Conger, A. Jacobs, and A. George, "RAT: A Methodology for Predicting Performance in Application Design Migration to FPGAs," Proc. High-Performance Reconfigurable Computing Technologies and Applications Workshop (HPRCTA) at SC'07, Reno, NV, Nov. 11, 2007.
18. E. Grobelny et al., "Simulation Framework for Performance Prediction in the Engineering of RC Systems and Applications," Proc. International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, NV, Jun. 25-28, 2007
19. A. Sangiovanni-Vincentelli, "Quo Vadis, SLD? Reasoning About the Trends and Challenges of System-Level Design," Proc. IEEE, Vol. 95, pp. 467-506, Mar. 2007.
20. P. Saha, "Automatic Software Hardware Co-Design for Reconfigurable Computing Systems," Proc. Seventeenth International Conference on Field-Programmable Logic and Applications (FPL), Amsterdam, Netherlands, Aug. 27-29, 2007.
21. M. Wirthlin et al., "OpenFPGA CoreLib Core Library Interoperability Effort," Proc. Reconfigurable Systems Summer Institute (RSSI), Urbana, IL, Jul. 17-20, 2007.
22. R. Merritt, "IBM calls for modeling standard," EETimes, Jan. 31, 2008.
23. T-GENAPI: Technical working group on general FPGA functionality APIs, OpenFPGA, http://openfpga.org/.
24. T-APPLIB: Technical working group on application specific FPGA libraries, OpenFPGA, http://openfpga.org/.
25. C. Mulpuri and S. Hauck, "Runtime and quality tradeoffs in FPGA placement and routing," Proc. ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, pp. 29-36, Monterey, CA, 2001.
26. R. Lysecky et al., "Warp Processors," ACM Trans. Design Automation Electronic Systems (TODAES), Vol. 11, pp. 659-681, Jul. 2006.
27. C. Fobel et al., "Using Hardware Acceleration to Reduce FPGA Placement Times," Proc. Canadian Conference on Electrical and Computer Engineering (CCECE), pp. 647-650, Vancouver, Canada, Apr. 22-26, 2007.
28. G. Stitt and F. Vahid, "Thread warping: a framework for dynamic synthesis of thread accelerators," Proc. International Conf. on Hardware/Software Co-design and System Synthesis (CODES/ISSS), pp. 93-98, Salzburg, Austria, Sept. 30-Oct. 5, 2007.
29. S. Koehler, J. Curreri, and A. George, "Performance Analysis Challenges and Framework for High-Performance Reconfigurable Computing," Parallel computing journal (special issue on HPRC), Vol. 34, No. 4, pp. 217-230, May 2008.
30. I. Troxel et al., "Reliable Management Services for COTS-based Space Systems and Applications," Proc. International Conference on Embedded Systems and Applications (ESA), Las Vegas, NV, Jun. 26-29, 2006.
31. B. Holland, J. Greco, I. Troxel, G. Barfield, V. Aggarwal, and A. George, "Compile- and Run-time Services for Distributed Heterogeneous Reconfigurable Computing," Proc. International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, NV, Jun. 26-29, 2006.
32. V. Kindratenko, R. Brunner, A. Myers, "Dynamic load-balancing on multi-FPGA systems: a case study," Proc. Reconfigurable Systems Summer Institute (RSSI), Urbana, IL, Jul. 17-20, 2007.
33. J. Kepner, "HPC Productivity: An Overarching View," Int. Journal of High Performance Computing Applications, Vol 18, No. 4, pp. 393-397, 2004.
34. J. Kepner, "High Performance Computing Productivity Model Synthesis," Int. Journal of High Performance Computing Applications, Vol 18, No. 4, pp. 505-516, 2004.
35. R. Kendall et al., "Case Study of the Hawk Code Project," LLANL technical report # LA-UR-05-9011, 2005.
36. B. Shackleford et al., "A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine," Genetic Programming and Evolvable Machines, Vol. 2, pp. 33-60, 2001.
37. S. Masuno et al., "Multiple Sequence Alignment Based on Dynamic Programming Using FPGA," IEICE Trans. Information and Systems, Vol. E90-D, No. 12, Dec 2007.
38. S. Merchant, "Intrinsically Evolvable Artificial Neural Networks," Ph.D. dissertation, ECE Dept. University of Tennessee, Aug 2007.
39. J. Williams, A. George, J. Richardson, K. Gosrani, and S. Suresh, "Fixed and reconfigurable multi-core device characterization for HPEC," to appear Proc. High-Performance Embedded Computing Workshop (HPEC), MIT Lincoln Lab, Lexington, MA, Sep. 23-25, 2008.