Armada: Timing-driven pipeline-aware routing for FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 169-178

  Eguro, Ken ^a   Hauck, Scott ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

Pipeline FPGA; Pipeline Routing; Reconfigurable Computing

Indexed keywords

CRITICAL PATH DELAYS; HARDWARE RESOURCES; PIPELINE FPGA; RECONFIGURABLE COMPUTING;

COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; CRITICAL PATH ANALYSIS; HEURISTIC METHODS; PIPELINE PROCESSING SYSTEMS; PROBLEM ORIENTED LANGUAGES; ROUTERS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33745807646     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. Betz, Vaughn, Jonathan Rose, and Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.
2. C. Ebeling, D. Cronquist and P. Franklin. "RaPiD -Reconfigurable Pipelined Datapath". 6th International Workshop on Field-Programmable Logic and Applications, 1996:126-35.
3. S. Li and C. Ebeling. "QuickRoute: A Fast Routing Algorithm for Pipelined Architectures". IEEE International Conference on Field-Programmable Technology, 2004: 73-80.
4. L. McMurchie and C. Ebeling. "PathFinder: A negotiation-based performance-driven router for FPGAs". ACM/SIGDA Symposium on Field-Programmable Gate Arrays, 1995: 473-82.
5. A. Sharma, Place and Route Techniques for FPGA Architecture Advancement, Ph.D. Thesis, University of Washington, Dept. of EE, 2005.
6. A. Sharma, C. Ebeling and S. Hauck. "PipeRoute: A Pipelining-Aware Router for FPGAs". ACM/SIGDA Symposium on Field-Programmable Gate Arrays, 2003:68-77.
7. A. Sharma, C. Ebeling, S. Hauck, "PipeRoute: A Pipelining-Aware Router for FPGAs", University of Washington, Dept. of EE Technical Report UWEETR-2002-0018, 2002.
8. D. Singh and S. Brown. "Integrated Retiming and Placement for Field Programmable Gate Arrays". ACM/SIGDA Symposium on Field-Programmable Gate Arrays, 2002:67-76.
9. D. Singh and S. Brown. "The Case for Registered Routing Switches in Field Programmable Gate Arrays". ACM/SIGDA Symposium on Field-Programmable Gate Arrays, 2001:161-9.
10. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon. "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array". ACM/SIGDA Symposium on Field Programmable Gate Arrays, 1999:125-34.