Packet switched vs. time multiplexed FPGA overlay networks

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 205-214

  Kapre, Nachiket ^a   Mehta, Nikil ^a   DeLorimier, Michael ^a   Rubin, Raphael ^a   Barnor, Henry ^a   Wilson, Michael J ^a   Wrighton, Michael ^a   DeHon, André ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTERCONNECTED CONDITIONS; LARGER AREA DESIGNS; PROCESSING ELEMENTS (PE); TIME-MULTIPLEXED ROUTING OUTPERFORMS PACKET-SWITCHING;

COMPUTER AIDED DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PACKET NETWORKS; RESOURCE ALLOCATION; SCHEDULING; TIME DIVISION MULTIPLEXING;

NETWORK ARCHITECTURE;

EID: 34547491372     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.55     Document Type: Conference Paper

References (37)

1. E. Caspi, M. Chu, R. Huang, N. Weaver, J. Yeh, J. Wawrzynek, and A. DeHon, "Stream computations organized for reconfigurable execution (SCORE): Extended abstract," in Proceedings of the International Conference on Field-Programmable Logic and Applications, ser. LNCS. Springer-Verlag, August 28-30 2000, pp. 605-614.
2. M. deLorimier, N. Kapre, N. Mehta, D. Rizzo, I. Eslick, R. Rubin, T. E. Uribe, T. F. Knight, Jr., and A. DeHon, "Oraphstep: A system architecture for sparse-graph algorithms," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE, 2006.
3. A. DeHon, "Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you don't really want 100% LUT utilization)," in Proceedings of the International Symposium on Field-Programmable Gate Arrays, February 1999, pp. 69-78.
4. H. Liu and P. Singh, "ConceptNet - A Practical Commonsense Reasoning Tool-Kit," BT Technical Journal, vol. 22, no. 4, p. 211, October 2004.
5. C. L. Seitz, "The cosmic cube," Communications of the ACM, pp. 22-33, January 1985.
6. V. Beneš, Mathematical Theory of Connecting Networks and Telephone Traffic. New York, NY: Academic Press, 1965.
7. H. Siegel, Interconnection Networks for Large-Scale Parallel Processing. Lexington, MA: Lexington Books, 1985.
8. C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors," IEEE Transactions on Computers, vol. C-32, no. 12, pp. 1091-1098, Dec. 1983.
9. C. E. Leiserson, "Fat-trees: Universal networks for hardware efficient supercomputing," IEEE Transactions on Computers, vol. C-34, no. 10, pp. 892-901, Oct. 1985.
10. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach. San Francisco: Morgan Kaufmann Publishers, 2003.
11. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Design Automation Conference, 2001, pp. 684-689.
12. L. Benini and G. D. Micheli, "Networks on chips: A new soc paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, 2002.
13. R. J. Chapuis, 100 Years of Telephone Switching: Electronics, Computers and Telephone Switching, 1960-1985. IOS Press, 2003.
14. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kauffman, 2004.
15. P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, and G. D. Micheli, "Design, synthesis and test of networks on chips," IEEE Design and Test of Computers, vol. 22, no. 5, pp. 404-413, 2005.
16. F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, "Hermes: an infrastructure for low area overhead packet-switching networks on chip," INTEGRATION, The VLSI Joumal, vol. 38, no. 1, pp. 69-93, 2004.
17. B. Sethuraman, P. Bhattacharya, J. Khan, and R. Vemuri, "Lipar: A lightweight parallel router for fpga based networks on chip," in Proceedings of the Great Lakes Symposium on VLSI, 2005.
18. T. Marescaux, V. Nollet, J.-Y. Mignolet, A. B. W. Moffat, P. Avasare, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, "Run-time support for heterogeneous multitasking on reconfigurable socs," INTEGRATION, The VLSI Joumal, vol. 38, no. 1, pp. 107-130, 2004.
19. S. Borkar, R. Cohn, O. Cox, S. Oleason, T. Gross, H. Kung, M. Lam, B. Moore, C. Peterson, J. Pieper, L. Rankin, P. Tseng, J. Sutton, J. Urbanski, and J. Webb, "iwarp: an integrated solution to high-speed parallel computing," in Proceedings of Supercomputing, November 1988, pp. 330-339.
20. D. Shoemaker, F. Honore, C. Metcalf, and S. Ward, "Numesh: An architecture optimized for scheduled communication," Journal of Supercomputing, vol. 10, no. 3, pp. 285-302, 1996.
21. J. Oliver, R. Rao, P. Sultana, J. Crandall, E. Czernikowski, L. W. J. IV, V. Akella, and F. T. Chong, "Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor," in Proceedings of the International Symposium on Computer Architecture, 2004.
22. M. Denneau, "The yorktown simulation engine," in 19th Design Automation Conference. IEEE, 1982, pp. 55-59.
23. N. B. Bhat, K. Chaudhary, and E. S. Kuh, "Performance-oriented fully routable dynamic architecture for a field programmable logic device," University of California, Berkeley, UCB/ERL M93/42, June 1993.
24. D. Jones and D. Lewis, "A time-multiplexed fpga architecture for logic emulation," in Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE, May 1995, pp. 495-498.
25. A. DeHon, "Reconfigurable Architectures for General-Purpose Computing," MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, AI Technical Report 1586, October 1996. [Online]. Available: http://www.cs.caltech.edu/~andre/abstracts/dehon.phd.html
26. J. Babb, R. Tessier, and A. Agarwal, "Virtual wires: Overcoming pin limitations in fpga-based logic emulators," in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 142-151.
27. tm compilation," in Proceedings of the International Symposium on FieldProgrammable Gate Arrays, 1995, pp. 25-31.
28. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring it all to software: Raw machines," IEEE Micro, vol. 30, no. 9, pp. 86-93, September 1997.
29. J. Liang, A. Laffely, S. Srinivasan, and R. Tessier, "An Architecture and Compiler for Scalable On-Chip Communication," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 7, p. 711, 726 2004.
30. "Simplifying communication across dsp networks," Programmable World, 2003, 〈http://www.mactivity.com/xilinx/pw2003/workshops/presos/wsa3. nallatech.pdf〉.
31. R. I. Greenberg and C. E. Leiserson, Randomness in Computation, ser. Advances in Computing Research. JAI Press, 1988, vol. 5, ch. Randomized Routing on Fat-Trees, earlier version MIT/LCS/TM-307.
32. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array," in Proceedings of the International Symposium on Field-Programmable Gate Arrays, February 1999, pp. 125-134.
33. A. DeHon, R. Huang, and J. Wawrzynek, "Hardware-Assisted Fast Routing," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 2002, pp. 205-215.
34. The Programmable Logic Data Book-CD, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, 2005.
35. L. McMurchie and C. Ebling, "PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs," in Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM, February 1995, pp. 111-117.
36. R. Tessier, "Negotiated A* Routing for FPGAs," in Proceedings of the 5th Canadian Workshop on Field Programmable Devices, June 1998.
37. A. Caldwell, A. Kahng, and I. Markov, "Improved Algorithms for Hypergraph Bipartitioning," in Proceedings of the Asia and South Pacific Design Automation Conference, January 2000, pp. 661-666.