Transient and permanent error co-management method for reliable Networks-on-Chip

NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip

Volumn , Issue , 2010, Pages 145-154

  Yu, Qiaoyan ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

Network on chip; Permanent error; Reliability; Spare wire; Splitting transmission; Transient error

Indexed keywords

ADAPTIVE ROUTING; CO-MANAGEMENT; CONFIGURABLE; ERROR CONDITION; ERROR CONTROL CODING; HIGH RELIABILITY; HIGH THROUGHPUT; LOW-LATENCY; NETWORK-ON-CHIP; NETWORKS ON CHIPS; NOISE CONDITIONS; PACKET LATENCIES; PERMANENT ERROR; SIMULATION RESULT; SPARE WIRE; THROUGHPUT IMPROVEMENT; TRANSIENT ERRORS;

ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; RELIABILITY; VLSI CIRCUITS; WIRE; WIRELESS SENSOR NETWORKS;

ERROR DETECTION;

EID: 77955112004     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2010.24     Document Type: Conference Paper

References (28)

1. L. Li, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, "Adaptive error protection for energy efficiency," in Proc. Intl. Conf. on Computer Aided Design (ICCAD'03), pp. 2-7, Nov. 2003.
2. D. Rossi, P. Angelini and C. Metra, "Configurable error control scheme for NoC signal integrity," in Proc. IEEE Intl. On-Line Testing Symp. (IOLTS 2007), pp. 43-48, Jul. 2007.
3. Q. Yu and P. Ampadu, "Adaptive error control for nanometer scale NoC links," IET Computers & Digital Techniques - Special issue on advances in nanoelectronics circuits and systems. vol. 3, no. 6, pp. 643-659, Nov. 2009.
4. C. Grecu, A. Ivanov, R. Saleh and P. P. Pande, "NoC interconnect yield improvement using crosspoint redundancy," in Proc. 21st IEEE Intl. Symp. on Defect and Fault-Tolerance in VLSI Symp., pp. 457-465, Oct. 2006.
5. T. Lehtonen, P. Liljeberg, and J. Plosila, "Online reconfigurable self-timed links for fault tolerant NoC," VLSI Design, vol. 2007, Article ID 94676, pp. 1-13, 2007.
6. C. Hernández, F. Silla, V. Santonja and J. Duato, "Dealing with variability in NoC links," in Proc. Diagnostic Service in Network-on- Chip (DSNOC'08), pp. 4-10, Jun. 2008.
7. T. Lehtonen, D. Wolpert, P. Lijeberg, J. Plosila and P. Ampadu, "Selfadaptive system for addressing permanent errors in on-chip interconnects," IEEE Trans. on Very Large Scale Integration (VLSI) Syst., Digital Object Indentifier 10.1109/TVLSI. 2009.2013711.
8. M. E. Gomez, N. A. Nordbotten, J. Flich, P. Lopez, A. Robles, J. Duato, T. Skeie and O. Lysne, "A routing methodology for achieving fault tolerance in direct networks," IEEE Trans. on Computers, vol. 55, no. 4, pp. 400-415, Apr. 2006.
9. A. Patooghy and S. G. Miremadi, "LTR: A low-overhead and reliable routing algorithm for Network on Chips," in Proc. Intl. SoC Design Conf., pp. 129-133, Nov. 2008.
10. A. Hosseini, T. Ragheb and Y. Massoud, "A fault-aware dynamic routing algorithm for on-chip networks," in Proc. IEEE Intl. Symp. on Circuits and Syst., pp. 2653-2656, May 2008.
11. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," IEEE Micro, vol. 23, no.4, pp. 14-19, Jul./Aug.2003.
12. R. Mǎrculescu, "Networks-on-chip: The quest for on-chip fault-tolerant communication," in Proc. IEEE Annula Symp. on VLSI (ISVLSI'03), pp. 8-12, Feb. 2003.
13. A. K. Palit, K. K. Duganapallia and W. Anheiera, "Crosstalk fault modeling in defective pair of interconnects," Integration, the VLSI Journal, vol. 41, no. 1, pp. 27-37, Jan. 2008.
14. A. Ganguly, P. P. Pande, B. Belzer and C. Grecu, "Design of Low Power & Reliable Networks on Chip through Joint Crosstalk Avoidance and Multiple Error Correction Coding," J. Electronic Testing, vol. 24, no. 1, pp. 67-81, Jan. 2008.
15. D. Bertozzi, L. Benini and G. De Micheli, "Error Control Scheme for On-Chip Communication Links: the Energy-Reliability Tradeoff," IEEE Trans. Computer-Aided Design of Integrated Circuits and Syst., vol. 24, no. 6, pp. 818-831, June 2005.
16. S. R. Sridhara, and N. R. Shanbhag, "Coding for Reliable On-Chip Buses: A Class of Fundamental Bounds and Practical Codes," IEEE Trans. on Computer-Aided Design of Integr. Circuits and Syst., vol. 26, no. 5, pp. 977-982, May 2007.
17. S. Murali, L. Benini, M. J. Irwin and G. De Micheli, "Analysis of Error Recovery Schemes for Networks on Chips," IEEE Design & Test of Computer, vol. 22, no. 5, pp. 434-442, Sept.-Oct. 2005.
18. B. Fu and P. Ampadu, "On hamming product codes with type-II hybrid ARQ for on-chip interconnects," IEEE Trans. on Circuits and Syst. I, vol. 56, no. 9, pp. 2042-2054, Sept. 2009.
19. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip," in Proc. CODES+ISSS'03, pp. 188-193, Oct. 2003.
20. D. Rossi, P. Angelini and C. Metra, "Configurable Error Control Scheme for NoC Signal Integrity," in Proc. IEEE Intl. On-Line Testing Symp. (IOLTS'07), pp. 43-48, Jul. 2007.
21. M. Ali, M. Welzl and S. Hessler, "A fault tolerant mechanism for handling permanent and transient failures in a network on chip," in Proc. Intl. Conf. on Info. Technology (ITNG'07), pp. 1027-1032, Apr. 2007.
22. T. Dumitras, S. Kerner, R. Mǎrculesc, "Towards on-chip fault-tolerant comunications," in Proc. Aisa and South Pacific Design Automation Conf (ASP-DAC'03), pp. 225-232, Jan. 2003.
23. A. Kohler and M. Radetzki, "Fault-tolerant architecture and deflection routing for degradable NoC," in Proc. 3rd ACM/IEEE Int. Symp. on Networks-on-Chip (NoCS'09), pp.22-31, Jun. 2009.
24. S. Shamshiri, K.-T. Cheng, "Yield and Cost Analysis of a Reliable NoC," in Proc.27th IEEE VLSI Test Symposium, pp. 173-178, May 2009.
25. C. Hernandez, F. Silla, V. Santonja and J. Duato, "A new mechanism to deal with process variability in NoC links," in Proc. IEEE Intl. Symp. Parallel and Distributed Processing, pp. 1-11, May 2009.
26. S. Wong, G. Lee, D. Ma, "Modeling of interconnect capacitance, delay, and crosstalk in VLSI," IEEE Tran. Semiconductor Manufacturing, vol. 13, no. 1, pp. 108-111, Feb. 2000.
27. Arizona State University, Predictive Technology Model [Online]. Available: http://www.eas.asu.edu/~ptm.
28. Y. I. Ismail, E. G. Friedman, J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 4, pp. 442-449, Dec. 1999.