A fault tolerant mechanism for handling permanent and transient failures in a network on chip

Proceedings - International Conference on Information Technology-New Generations, ITNG 2007

Volumn , Issue , 2007, Pages 1027-1032

  Ali, Muhammad ^a   Welzl, Michael ^a   Hessler, Sven ^a   Hellebrand, Sybille ^b  

^a UNIVERSITY OF INNSBRUCK   (Austria)

^b UNIVERSITY OF PADERBORN   (Germany)

Author keywords

Dynamic routing; Fault tolerance; Graceful degradation; NoC; Reliable packet delivery; Self healing

Indexed keywords

ERROR ANALYSIS; FAILURE ANALYSIS; MICROPROCESSOR CHIPS; PROBABILITY; RELIABILITY ANALYSIS;

DYNAMIC ROUTING; GRACEFUL DEGRADATION; NETWORK ON CHIPS (NOC); RELIABLE PACKET DELIVERY; SELF HEALING;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 34548130068     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITNG.2007.5     Document Type: Conference Paper

References (21)

1. Muhammad Ali, Michael Welzl, Martin Zwicknagl, "Networks on Chips: Scalable Interconnects for Future System on Chips", Proceedings, 3rd IEEE International Conference on Circuits and Systems for Communications (ICCSC2006), Bucharest 2006.
2. Luca Benini and Giovanni De Micheli, "Networks on Chips: A New SoC Paradigm", Proceedings, Design, Automation and Test in Europe, Paris, March 3 - 7, 2002
3. Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg Johny Oberg, Kari Tiensyrja and Ahmed Himani, "A network on chip Architecture and Design Methodology", Proceedings, IEEE Computer Society Annual Symposium on VLSI, pp. 117 - 124, April 25 - 26, 2002
4. William J. Dally and Brian Towles, "Route packets, not wires: on-chip interconnection networks", Proceedings, Design Automation Conference (DAC), pp. 684-689, Las Vegas, NV, June 2001
5. Ming Shae Wu and Chung Len Lee, "Using a Periodic Square Wave Test Signal to Detect Cross Talk Faults", IEEE Design & Test of Computers, Volume 22, Issue 2, March-April 2005, Page(s): 160 -169
6. Michael L. Bushnell, Vishwani D. Agarwal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal Circuits", Kluwer Academic Publishers, USA, 2000
7. T. Dumitras, R. Marculescu, "On-Chip Stochastic Communication", Proceedings, Design, Automation and Test in Europe, pp. 790-795, 3-7 March, 2003, Munich, Germany
8. S.K. Shukla and R.I. Bahar, "Nano, Quantum and Molecular Computing, Implications to High Level Design and Validation", Kluwer Academic Publishers, Boston, 2004
9. W Dally and B. Towles, "Principles and practices of Interconnection Networks", Morgan Kaufmann Publishers, USA 2004.
10. Muhammad Ali, Michael Welzl, Martin Zwicknagl, Sybille Hellebrand, "Considerations for fault-tolerant Network on chips", Proceedings, 17th International Conference on Microelectronics (ICM), Islamabad, 2005
11. D. Sigenza-Tortosa and J. Nurmi, "Proteo: A New Approach to Network-On-Chip", Proceedings, IASTED-Communication Systems and Networks (CSN 2002), Malaga, Spain, 2002
12. http://www.isi.edu/nsnam/ns/
13. Vu-Duc Ngo, Hae-Wook Choi, "On Chip Network: Topology design and evaluation using NS2 ", Proceedings, 7th International Conference on Advanced Communication Technology (ICACT 2005), Phoenix Park, Korea, Feb. 21-23, 2005
14. Y.-R. Sun, S. Kumar, and A. Jantsch, "Simulation and evaluation of a network on chip architecture using ns-2", Proceedings, 23rd IEEE NorChip Conference, Finland, November 2002
15. Alireza Vahdatpour, Ahmadreza Tavakoli, Mohammad Hossein Falaki, 'Hierarchical Graph: A New Cost Effective Architecture for Network on Chip", Proceedings, International Conference on Embedded And Ubiquitous Computing, Nagasaki, Japan, December 2005
16. Christian Huitema, "Routing in the Internet", Prentice Hall Second Edition, New Jersey 2000
17. S. Murali, L. Benini et al. "Analysis of Error Recovery Schemes for Networks on Chips", IEEE Design and Test, Vol.22,Issue 5, Sep.2005
18. D. Bertozzi et al, "Xpipes: A Network-on-chip Architecture for Gigascale System-on-chip", IEEE Circuits and Systems, 2nd quarter, 2004, pp. 18-21
19. D.Park, C.Nicopoulos et al. "Exploring Fault Tolerant Network-on-Chip Architectures", Proceedings, DSN-2006, pp. 93-102
20. M. Pirretti, et al. "Fault Tolerant Algorithms for Network-On-Chip Interconnect", Proceedings, ISVLSI2004, pp. 46-51
21. Michael Welzl, "Network Congestion Control: Managing Internet Traffic", John Wiley & Sons, August 2005