LTR: A low-overhead and reliable routing for network on chips

s2008 International SoC Design Conference, ISOCC 2008

Volumn 1, Issue , 2008, Pages 129-133

  Patooghy, A ^a   Miremadi, S G ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORK ARCHITECTURE;

DESTINATION NODES; FAULT-TOLERANT ROUTING ALGORITHM; LOW OVERHEAD; RELIABLE ROUTING; TRAFFIC LOADS; VHDL SIMULATION;

NETWORK-ON-CHIP;

EID: 69949106800     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCDC.2008.4815590     Document Type: Conference Paper

References (21)

1. S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, "A Network on Chip Architecture and Design Methodology", Proc. ISVLSI, pp. 117-122, April 2002.
2. L. Benini, G. De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, Vol.35(1), pp. 70-78, Jan. 2002. (Pubitemid 34069383)
3. M. Pirretti, G.M. Link, R.R. Brooks, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, "Fault-tolerant algorithms for network-on-chip interconnect", Proc. IEEE Computer society Annual Symposium on VLSI (ISVLSI04), Feb. 2004, pp. 46- 51
4. C. J. Glass, L. M. Ni, "The turn model for adaptive routing", In 25 Years ISCA: Retrospectives and Reprints, pages 441-450, 1998.
5. S. Msurali et al., "Analysis of Error Recovery Schemes for Networkson- Chips", IEEE Design and Test of Computers, Vol.22(5), pp. 434-442, Sep-Oct 2005. (Pubitemid 41522731)
6. H. Zimmer, A. Jantsch,"A Fault Model Notation and Error-Control Scheme for switch-to-Switch Buses in a Network-on-Chip", Proc. ISSS/CODES, pp. 188- 193, Sept 2003.
7. A. Patooghy, M. Fazeli, S. G. Miremadi, " A Low-Power and SEUTolerant Switch Architecture for Network on Chips," the Proc. of the IEEE/IFIP PRDC'07, Dec. 2007.
8. W. J. Dally, B. Towles, "Route packets, not wires: on-chip interconnection networks", In Proc. Design Automatin Conf. (DAC), pp 684-689, June 2001.
9. D. Park, C. Nicopoulos; J. Kim, N. Vijaykrishnan, C.R. Das, "Exploring Fault-Tolerant Network-on-Chip Architectures", Inte. Conf. on Dependable Systems and Networks (DSN) 2006, pp. 93.
10. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufman Publication, 2002.
11. M. Yang, T. Li, Y. Jiang, Y. Yang, "Fault-tolerant routing schemes in RDT(2,2,1)/-based interconnection network for networks-on-chip design", 8th Inte. Symposium on Parallel Architectures, Algorithms and Networks (ISPAN 2005), pp. 6, Dec 2005.
12. S. Manolache, P. Eles, Z. Peng, "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC", Proc. of the 42nd annual Conf. on Design Automation (DAC 2005), San Diego, California, USA.
13. H. Zimmer and A. Jantsch, "A Fault Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip," Proc. 1st Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES 03), IEEE Press, 2003, pp. 188-193.
14. R. Hegde and N.R. Shanbhag, "Towards Achieving Energy Efficiency in Presence of Deep Submicron Noise," IEEE Trans. VLSI Systems, vol.8, no. 4, Aug. 2000, pp. 379-391. (Pubitemid 30934986)
15. S. Murali, D. Atienza, L. Benini, and G. De Micheli, "A multipath routing strategy with guaranteed in-order packet delivery and faulttolerance for networks on chip," in Proc. of the 43rd ACM/IEEE Design Automation Conf. (DAC '06), pp. 845-848, San Francisco, Calif, USA, July 2006.
16. A. P. Frantz, L. Carro, É.F. Cota, F. L. Kastensmidt, "Evaluating SEU and Crosstalk Effects in Network-on-Chip Routers", IOLTS 2006: 191-192 (Pubitemid 46603896)
17. M. H. Tehranipour, N. Ahmed, M. Nourani, "Testing SoC Interconnects for Signal Integrity Using Boundary Scan", VTS 2003: 158-172
18. T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip faulttolerant communication," in Proc. of the Asia and South Pacific Design Automation Conf. (ASP-DAC), pp. 225-232, 2003.
19. R. Karp et. al. Randomized rumor spreading. In Proc. IEEE Symp. On Foundations of Computer Science, 2000.
20. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and I. M. J. Fault tolerant algorithms for network-on-chip interconnect. In Proc. of the ISVLSI, 2004.
21. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," Parallel and Distributed Systems, IEEE Transactions on, vol. 4, pp. 1320-1331, 1993