Relax: An architectural framework for software recovery of hardware faults

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2010, Pages 497-508

  De Kruijf, Marc ^a   Nomura, Shuou ^a   Sankaralingam, Karthikeyan ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMOUNT OF INFORMATION; ARCHITECTURAL FRAMEWORKS; CHECK POINTING; CORE COMPONENTS; EMERGING APPLICATIONS; ENERGY EFFICIENCY IMPROVEMENTS; FAULT RECOVERY; HARDWARE DESIGN; HARDWARE FAULTS; MANY-CORE ARCHITECTURE; PROCESS VARIATION; SIDE EFFECT; SOFTWARE RECOVERY; SOFTWARE SUPPORT; SOURCE CODE CHANGES; SUB-COMPUTATIONS; TECHNOLOGY SCALING;

COMPUTER PROGRAMMING; ENERGY EFFICIENCY; HARDWARE; RECOVERY; SOFTWARE ARCHITECTURE; SOFTWARE RELIABILITY;

COMPUTER HARDWARE;

EID: 77954968857     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1815961.1816026     Document Type: Conference Paper

References (42)

1. Google performance tools. http://code.google.com/p/google-perftools/.
2. V. Adve, C. Lattner, M. Brukman, A. Shukla, and B. Gaeke. LLVA: A low-level virtual instruction set architecture. In MICRO '03, pages 205-216.
3. H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO '03, pages 423-434.
4. T. Austin, V. Bertacco, S. Mahlke, and Y. Cao. Reliable systems on unreliable fabrics. IEEE Design & Test of Computers, 25(4):322-332, 2008.
5. G. Balakrishnan, R. Gruian, T. W. Reps, and T. Teitelbaum. Codesurfer/x86-a platform for analyzing x86 executables. In R. Bodík, editor, CC, volume 3443 of Lecture Notes in Computer Science, pages 250-254. Springer, 2005. (Pubitemid 41273910)
6. J. Bau, R. Hankins, Q. Jacobson, S. Mitra, B. Saha, and A. Adl-Tabatabai. Error resilient system architecture (ERSA) for probabilistic applications. In SELSE '07.
7. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In PACT '08, pages 72-81.
8. J. Chang, G. A. Reis, and D. I. August. Automatic instruction-level software-only recovery. In DSN '06, pages 83-92.
9. M. de Kruijf, S. Nomura, and K. Sankaralingam. A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism. In DSN '10.
10. M. de Kruijf, S. Nomura, and K. Sankaralingam. Design, modeling, and evaluation of the Relax architectural framework. Technical Report TR-1672, University of Wisconsin-Madison, Department of Computer Sciences, 2010.
11. M. de Kruijf and K. Sankaralingam. Exploring the synergy of emerging workloads and silicon reliability trends. In SELSE '09.
12. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO '03, pages 7-18.
13. V. Govindaraju, P. Djeu, K. Sankaralingam, M. Vernon, and W. R. Mark. Toward a multicore architecture for real-time ray-tracing. In Proceedings of the 41st International Symposium on Microarchitecture, pages 176-187, 2008.
14. B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking. In PACT '07, pages 213-224.
15. B. Greskamp, L. Wan, U. Karpuzcu, J. Cook, J. Torrellas, D. Chen, and C. Zilles. Blueshift: Designing processors for timing speculation from the ground up. In HPCA '09, pages 213-224.
16. J. H. Kelm, D. R. Johnson, M. R. Johnson, N. C. Crago, W. Tuohy, A. Mahesri, S. S. Lumetta, M. I. Frank, and S. J. Patel. Rigel: An architecture and scalable programming interface for a 1000-core accelerator. In ISCA '09, pages 140-151.
17. W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA '08, pages 213-224.
18. M. Kulkarni, K. Pingali, B. Walter, G. Ramanarayanan, K. Bala, and L. P. Chew. Optimistic parallelism requires abstractions. In PLDI '07, pages 211-222.
19. S. Kumar, C. J. Hughes, and A. Nguyen. Carbon: architectural support for fine-grained parallelism on chip multiprocessors. In ISCA '07, pages 162-173.
20. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04, pages 75-88.
21. M. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y. Zhou. Understanding the propagation of hard errors to software and implications for resilient system design. In ASPLOS '08, pages 265-276.
22. X. Li and D. Yeung. Application-level correctness and its impact on fault tolerance. In HPCA '07, pages 181-192.
23. X. Li and D. Yeung. Exploiting soft computing for increased fault tolerance. In Workshop on Architectural Support for Gigascale Integration, 2006.
24. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI '05, pages 190-200.
25. A. Meixner, M. E. Bauer, and D. J. Sorin. Argus: Low-cost comprehensive error detection in simple cores. IEEE Micro, 28(1):52-59, 2008.
26. F. Mesa-Martinez and J. Renau. Effective optimistic-checker tandem core design through architectural pruning. In MICRO '07, pages 236-248.
27. S. Mukherjee, M. Kontz, and S. Reinhardt. Detailed design and evaluation of redundant multi-threading alternatives. In ISCA '02, pages 99-110.
28. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt. Runahead execution: an alternative to very large instruction windows for out-of-order processors. In HPCA '03, pages 129-140.
29. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. In ISWC '06, pages 182-188.
30. J. S. Plank, K. Li, and M. A. Puening. Diskless checkpointing. IEEE Trans. on Parallel and Distributed Systems, 9(10):972-986, 1998.
31. M. D. Powell, A. Biswas, S. Gupta, and S. S. Mukherjee. Architectural core salvaging in a multi-core processor for hard-error tolerance. In ISCA '09, pages 93-104.
32. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In ISCA '02, pages 111-122.
33. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee. Software-controlled fault tolerance. ACM Trans. on Architecture and Code Optimization, 2(4):366-396, 2005.
34. S. Sahoo, M.-L. Li, P. Ramachandran, S. Adve, V. Adve, and Y. Zhou. Using likely program invariants to detect hardware errors. In DSN '08, pages 70-79, 2008.
35. S. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Trans. on Semiconductor Manufacturing, 21(1):3-13, 2008.
36. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. Reunion: Complexity-effective multicore redundancy. In MICRO '06, pages 223-234.
37. D. J. Sorin. Fault Tolerant Computer Architecture. Morgan & Claypool, 2009.
38. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery. In ISCA '02, pages 123-134.
39. V. Sridharan, D. A. Liberty, and D. R. Kaeli. A taxonomy to enable error recovery and correction in software. In Workshop on Quality-Aware Design, 2008.
40. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits, 37(11):1396-1402, 2002. (Pubitemid 35432159)
41. Y.-M. Wang, Y. Huang, K.-P. Vo, P.-Y. Chung, and C. Kintala. Checkpointing and its applications. In FTCS '95, page 22.
42. V. Wong and M. Horowitz. Soft error resilience of probabilistic inference applications. In SELSE '06.