Toward a multicore architecture for real-time ray-tracing

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 176-187

  Govindaraju, Venkatraman ^a   Djeu, Peter ^b   Sankaralingam, Karthikeyan ^a   Vernon, Mary ^a,c   Mark, William R ^b  

^a University of Wisconsin   (United States)

^b University of Texas at Austin   (United States)

^c Vertical Research Group   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL PERFORMANCE MODEL; CORE SYSTEMS; DYNAMIC SCENES; GRAPHICS SYSTEMS; HARDWARE ARCHITECTURE; HIGH IMAGE QUALITY; ILLUMINATION EFFECT; MULTI-THREADING; MULTICORE ARCHITECTURES; MULTITHREADED; PARADIGM SHIFTS; PROTOTYPE SYSTEM; RAY-TRACING ALGORITHM; REAL-TIME 3D GRAPHICS; REAL-TIME RENDERING; SCIENTIFIC COMPUTATION; UNIQUE FEATURES; VISUAL QUALITIES; Z-BUFFER;

ALGORITHMS; ARCHITECTURE; BUILDING MATERIALS; COMMUNICATION CHANNELS (INFORMATION THEORY); IMAGE QUALITY; MULTITASKING; THREE DIMENSIONAL;

SOFTWARE ARCHITECTURE;

EID: 64949125875     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771789     Document Type: Conference Paper

References (43)

1. C. Benthin, I. Wald, M. Scherbaum, and H. Friedrich, "Ray Tracing on the CELL Processor," in Interactive Ray Tracing, 2006, pp. 15-23.
2. J. Bigler, A. Stephens, and S. Parker, "Design for parallel interactive ray tracing systems," in Interactive Ray Tracing, 2006, pp. 187-196.
3. D. Brooks, P. Bose, V. Srinivasan, M. K. Gschwind, P. G. Emma, and M. G. Rosenfleld, "New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors," IBM J. Res. Dev., vol. 47, no. 5-6, pp. 653-670, 2003.
4. N. Clark, A. Hormati, S. Yehia, S. Mahlke, and K. Flaut-ner, "Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping," in HPCA '07, pp. 216-227.
5. P. Djeu, W. Hunt, R. Wang, I. Elhassan, G. Stoll, and W. R. Mark, "Razor: An architecture for dynamic multiresolution ray tracing," Conditionally accepted to ACM Transactions on Graphics (available as UT Austin CS Tech Report TR-07-52).
6. L. Eeckhout, S. Nussbaum, J. E. Smith, and K. D. Bosschere, "Statistical simulation: Adding efficiency to the computer designer's toolbox," IEEE Micro, vol. 23, no. 5, pp. 26-38, 2003.
7. S. L. Graham, P. B. Kessler, and M. K. Mckusick, "Gprof: A call graph execution profiler," in SIGPLAN '82: Symposium on Compiler Construction, pp. 120-126.
8. A. Hartstein and T. R. Puzak, "The optimum pipeline depth for a microprocessor," in ISCA '02, pp. 7-13.
9. D. R. Horn, J. Sugerman, M. Houston, and P. Hanrahan, "Interactive k-d tree gpu raytracing," in I3D '07, pp. 167-174.
10. C. J. Hughes, R. Grzeszczuk, E. Sifakis, D. Kim, S. Kumar, A. P. Selle, J. Chhugani, M. Holliman, and Y.-K. Chen, "Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors," in ISCA '07, pp. 220-231.
11. E. Ipek, S. A. McKee, K. Singh, R. Caruana, B. R. de Supinski, and M. Schulz, "Efficient architectural design space exploration via predictive modeling," ACM Trans. Archit. Code Optim., vol. 4, no. 4, pp. 1-34, 2008.
12. T. Karkhanis and J. E. Smith, "Automated design of application specific superscalar processors: an analytical approach," in ISCA '07, pp. 402-411.
13. T. Karkhanis, "A first-order superscalar processor model," in ISCA '04, pp. 338-349.
14. S. Kumar, C. J. Hughes, and A. Nguyen, "Carbon: architectural support for fine-grained parallelism on chip multiprocessors," in ISCA '07, pp. 162-173.
15. E. Lazowska, J. Zahorjan, G. Graham, and K. Sevcik, Quantitative System Performance. Prentice-Hall, 1984.
16. B. C. Lee and D. M. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," in ASPLOS-XII, pp. 185-194.
17. G. H. Loh, "3D-Stacked Memory Architectures for Multi-core Processors," in ISCA '08, pp. 453-464.
18. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset," Computer Architecture News (CAN), 2005.
19. H. M. Mathis, A. E. Mericas, J. D. McCalpin, R. J. Eickemeyer, and S. R. Kunkel, "Characterization of simultaneous multithreading (smt) efficiency in power5," IBM Journal of Research and Development, vol. 49, no. 4-5, pp. 555-564, 2005.
20. S. Moore, D. Terpstra, K. London, P. Mucci, P. Teller, L. Salayandia, A. Bayona, and M. Nieto, "PAPI Deployment, Evaluation, and Extensions," in DOD-UGC '03, pp. 349-353.
21. N. Nethercote, R. Walsh, and J. Fitzhardinge, "Building Workload Characterization Tools with Valgrind," in IISWC '06, p. 2.
22. D. B. Noonburg and J. P. Shen, "Theoretical modeling of superscalar processor performance," in MICRO '94, pp. 52-62.
23. S. Parker, W. Martin, P.-P. J. Sloan, P. Shirley, B. Smits, and C. Hansen, "Interactive ray tracing," in SIGGRAPH '05 Courses.
24. D. Penry, D. Fay, D. Hodgdon, R. Wells, G. Schelle, D. August, and D. Connors, "Exploiting parallelism and structure to accelerate the simulation of chip multi-processors," in HPCA '06, pp. 29-40.
25. M. Pharr and G. Humphreys, Physically Based Rendering: From Theory to Implementation. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2004.
26. "Pin: http://rogue.colorado.edu/wikipin/index.php/downloads."
27. T. R. Puzak, A. Hartstein, V. Srinivasan, P. G. Emma, and A. Nadas, "Pipeline spectroscopy," in SIGMETRICS '07, pp. 351-352.
28. E. Reinhard, B. E. Smits, and C. Hansen, "Dynamic acceleration structures for interactive ray tracing," in Eurographics Workshop on Rendering Techniques, 2000, pp. 299-306.
29. K. Sankaralingam, S. W. Keckler, W. R. Mark, and D. Burger, "Universal Mechanisms for Data-Parallel Architectures," in MICRO '03, pp. 303-314.
30. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: a many-core x86 architecture for visual computing," in SIGGRAPH '08, 2008, pp. 1-15.
31. B. Smits, "Efficiency issues for ray tracing," J. Graph. Tools, vol. 3, no. 2, pp. 1-14, 1998.
32. D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, "analytic evaluation of sharedmemory parallel systems with ilp processors"," in Proc. 25th Int'l. Symp. on Computer Architecture (ISCA '98), 1998, pp. 380-391.
33. J. Spjut, S. Boulos, D. Kopta, E. Brunvand, and S. Kellis, "Trax: A multi-threaded architecture for real-time ray tracing," in SASP '08, pp. 108-114.
34. V. Srinivasan, D. Brooks, M. Gschwind, P. Bose, V. V. Zyuban, P. N. Strenski, and P. G. Emma, "Optimizing pipelines for power and performance," in MICRO '02, pp. 333-344.
35. E. B. Sven Woop and P. Slusallek, "Estimating performance of a ray-tracing asic design," in Interactive Ray Tracing, September 2006, pp. 7-14.
36. J. S. Sven Woop and P. Slusallek, "RPU: A Programmable Ray Processing Unit for Realtime Ray Tracing," in SIGGRAPH '05, pp. 434 - 444.
37. T. Taha and D. Wills, "An instruction throughput model of superscalar processors," in Workshop on Rapid Systems Prototyping '03, pp. 156-163.
38. I. Wald, C. Benthin, and P. Slusallek, "Distributed interactive ray tracing of dynamic scenes," in PVG '03, p. 11.
39. I. Wald, T. J. Purcell, J. Schmittler, C. Benthin, and P. Slusallek, "Realtime Ray Tracing and its use for Interactive Global Illumination," in Eurographics State of the Art Reports, 2003.
40. S. Woop, G. Marmitt, and P. Slusallek, "B-KD Trees for Hardware Accelerated Ray Tracing of Dynamic Scenes," in Proceedings of Graphics Hardware, 2006, pp. 67-77.
41. X. Yang, X. Yan, Z. Xing, Y. Deng, J. Jiang, and Y. Zhang, "A 64-bit stream processor architecture for scientific applications," in ISCA '07, pp. 210-219.
42. T. Y Yeh, P. Faloutsos, S. J. Patel, and G. Reinman, "Parallax: an architecture for real-time physics," in ISCA '07, pp. 232-243.
43. V. V. Zyuban, D. Brooks, V. Srinivasan, M. Gschwind, P. Bose, P. N. Strenski, and P. G. Emma, "Integrated analysis of power and performance for pipelined microprocessors," IEEE Trans. Computers, vol. 53, no. 8, pp. 1004-1016, 2004.