BlueShift: Designing processors for timing speculation from the ground up

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2009, Pages 213-224

  Greskamp, Brian ^a   Wan, Lu ^a   Karpuzcu, Ulya R ^a   Cook, Jeffrey J ^a   Torrellas, Josep ^a   Chen, Deming ^a   Zilles, Craig ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLUE SHIFT; COMPUTER ARCHITECTURE; LOGIC DEVICES; TIMING CIRCUITS; VOLTAGE SCALING;

CLOCK FREQUENCY; DESIGN METHODOLOGY; DESIGN OPTIMIZATION; ERROR-CORRECTING; PROCESSOR DESIGN; PROCESSOR PERFORMANCE; PROCESSOR POWER; TIMING SPECULATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 64949118635     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798256     Document Type: Conference Paper

References (27)

1. T. Austin. DIVA: A reliable substrate for deep submicron microarchitecture design. In International Symposium on Microarchitecture, May 1999.
2. T. Austin, V. Bertacco, D. Blaauw, and T.Mudge. Opportunities and challenges for better than worst case design. In Asia-South Pacific Design Automation Conference, January 2005.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In International Symposium on Computer Architecture, June 2000.
4. W. P. Burleson, M. Ciesielski, F. Klass, and W. Liu. Wavepipelining: A tutorial and research survey. IEEE Transactions on VLSI Systems, 6(3), September 1998.
5. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Zeisler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A lowpower pipeline based on circuit-level timing speculation. In International Symposium on Microarchitecture, December 2003.
6. B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking. In International Conference on Parallel Architecture and Compilation Techniques, September 2007.
7. R. Hegde and N. Shanbhag. Soft digital signal processing. IEEE Transactions on VLSI Systems, 9(6), December 2001.
8. J. Kong and K. Minkovich. Mapping for better than worst-case delays in LUT-based FPGA designs. In International Symposium on Field Programmable Gate Arrays, February 2008.
9. T. Liu and S-L. Lu. Performance improvement with circuit-level speculation. In International Symposium on Microarchitecture, December 2000.
10. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2), 2002.
11. F. Mesa-Martinez and J. Renau. Effective optimistic-checker tandem core design through architectural pruning. In International Symposium on Microarchitecture, December 2007.
12. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, K. Strauss, S. R. Sarangi, P. Sack, and P. Montesinos. SESC Simulator, January 2005. http://sesc.sourceforge.net.
13. S. R. Sarangi, B. Greskamp, A. Tiwari, and J. Torrellas. EVAL: Utilizing processors with variation-induced timing errors. In International Symposium on Microarchitecture, November 2008.
14. T. Sato and I. Arita. Constructive timing violation for improving energy efficiency. Compilers and operating systems for low power. Kluwer Academic Publishers, 2003.
15. G. Sery, S. Borkar, and V. De. Life is CMOS: Why chase the life after. In Design Automation Conference, June 2002.
16. K. Skadron, M. Stan,W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In International Symposium on Computer Architecture, June 2003.
17. J. Smolens and E. Chung. Architectural transplant, 2007. http://transplant.sunsource.net/.
18. J. Smolens, B. Gold, B. Falsafi, and J. Hoe. Reunion: Complexityeffective multicore redundancy. In International Symposium on Microarchitecture, December 2006.
19. Sun Microsystems. OpenSPARC T1 RTL release 1.5. http://www.opensparc.net/ opensparc-t1/index.html.
20. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both performance and fault tolerance. In International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
21. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. Jouppi. CACTI 5.1. Technical Report HPL-2008-20, Hewlett Packard Labs, April 2008.
22. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid State Circuits, 37(11), November 2002.
23. S. Tyagi et al. A 130nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnects. In IEEE Electron Devices Meeting, December 2000.
24. A. Uht. Achieving typical delays in synchronous systems via timing error toleration. Technical Report 032000-0100, University of Rhode Island Department of Electrical and Computer Engineering, March 2000.
25. X. Vera, O. Unsal, and A. Gonzalez. X-Pipe: An adaptive resilient microarchitecture for parameter variations. In Workshop on Architectural Support for Gigascale Integration, June 2006.
26. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical Report CS-2003-05, University of Virginia, March 2003.
27. R. Zlatanovici and B. Nikolic. Power-performance optimal 64-bit carry-lookahead adders. In European Solid State Circuits Conference, September 2003.