Reducing Power while Increasing Performance with SuperCISC

ACM Transactions on Embedded Computing Systems

Volumn 5, Issue 3, 2006, Pages 658-686

  Jones, Alex K ^a   Hoare, Raymond ^a   Kusic, Dara ^a   Mehta, Gayatri ^a   Fazekas, Josh ^a   Foster, John ^a  

^a UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

Design; Low power; multicore architectures; Performance; predication; synthesis; VLIW

Indexed keywords

EID: 70350602204     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1165780.1165785     Document Type: Article

References (48)

1. Banerjee, P., Shenoy, N., Choudhary, A., Hauck, S., Bachmann, C., Chang, M., Haldar, M., Joisha, P., Jones, A., Kanhare, A., Nayak, A., Periyacheri, S., Walkden, M., and Zaretsky, D. 2000. A matlab compiler for distributed, heterogeneous, reconfigurable computing systems. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)
2. Banerjee, P., Haldar, M., Nayak, A., Kim, V., Saxena, V., Parkes, S., Bagchi, D., Pal, S., Tripathi, N., Zaretsky, D., Anderson, R., and Uribe, J. 2004. Overview of a compiler for synthesizing matlab programs onto fpgas. IEEE Transactions on Very large Scale Integration (VLSI) Systems
3. Benini, L., Macii, A., Macii, E., and Poncino, M. 1999. Selective instruction compression for memory energy reduction in embedded systems. In Proceedings of the 1999 International Symposium on Low Power Electronics and Design. ACM Press, New York. 206-211
4. Callahan, T. J., Hauser, J. R., and Wawrzynek, J. 2000. The garp architecture and c compiler. Computer 33
5. Chandar, S., Mehendale, M., and Govindarajan, R. 2001. Area and power reduction of embedded dsp systems using instruction compression and reconfigurable encoding. In Proeedings of ICCAD
6. Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low-power cmos digital design. JSSC 27,4, 473-484
7. Chang, J.-M. and Pedram, M. 1996. Module assignment for low power. In European Design Automation Conference
8. Chen, Z. and Roy, K. 1998. A power macromodeling technique based on power sensitivity. In DAC ‘98: Proceedings of the 35th Annual Conference on Design Automation. ACM Press, New York. 678-683
9. Cousin, J.-G., Sentieys, O., and Chillet, D. 2000. Multi-algorithm asip synthesis and power estimation for dsp applications. In Proceedings of ISCAS
10. Coware. The Lisatek Solution: Automated Embedded Processor Design and Software Development Tool Generation. Datasheet, Coware, Inc
11. Dutta, S., Wolfe, A., Wolf, W., and O'Connor, K. 1996. Design issues for very-long-instruction-word vlsi video signal processors. In IEEE Workshop on VLSI Signal Processing
12. Ebeling, C., Cronquist, D. C., and Franklin, P. 1996. Rapid - reconfigurable pipelined datapath. In in the 6th International Workshop on Field-Programmable Logic and Applications
13. Eun Lee, J., Choi, K., and Dutt, N. D. 2003. Energy-efficient instruction set synthesis for application-specific processors. In Proceedings of ISLPED. ACM
14. Glokler, C. and Meyr, H. 2001. Power reduction for asips: A case study. In Proceedings of the Wkshp. Signal Processing Systems (SIPS)
15. Gonzalez, R. E. 2000. Xtensa - a configurable and extensible processor. IEEE Micro 20, 2, 60-70
16. Goodwin, D. and Petkov, D. 2003. Automatic generation of application specific processors. In Proceedings of the 2003 international conference on Compilers, Architectures and Synthesis for Embedded Systems. ACM Press, New York. 137-147
17. Gupta, S. and Najm, F. N. 1997. Power macromodeling for high level power estimation. In DAC ‘97: Proceedings of the 34th Annual Conference on Design Automation. ACM Press, New York. 365-370
18. Gupta, S., Gupta, R., Dutt, N., and Nicolau, A. 2004. SPARK: : A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Kluwer Academic Publishers, Boston, MA
19. Hauck, S., Fry, T. W., Hosler, M. M., and Kao, J. P. 1997. The chimaera reconfigurable functional unit. In IEEE Symposium on FPGAs for Custom Computing Machines(FCCM). 87-96
20. Hoare, R., Tung, S., and Werger, K. 2003. A 64-way simd processing architecture on an fpga. In IASTED International Conference on Parallel and Distributed Computing and Systems
21. Hoare, R., Tung, S., and Werger, K. 2004. An 88-way multiprocessor within an fpga with customizable instructions. In International Parallel and Distributed Processing Symposium (IPDPS)
22. Hoare, R., Jones, A. K., Kusic, D., Fazekas, J., Foster, J., Tung, S., and Mccloud, M. 2005. Rapid vliw processor customization for signal processing applications using combinational hardware functions. EURASIP Journal on Applied Signal Processing
23. Huang, Z. and Malik, S. 2002. Exploiting operation level parallelism through dynamicall reconfigurable datapaths. In Proc. of the Design Automation Conference (DAC)
24. Huang, Z., Malik, S., Moreano, N., and Araujo, G. 2004. The design of dynamically reconfigurable datapath coprocessors. ACM Transactions on Embedded Computing Systems (TECS) 3, 2, 361-384
25. Jha, N. K. 2001. Low power system scheduling and synthesis. In Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design. IEEE Press, 259-263
26. Jones, A. K., Bagchi, D., Pal, S., Banerjee, P., and Choudhary, A. 2002. Pact HDL: Compiler Targeting ASIC's and FPGAs with Power and Performance Optimizations. Kluwer Academic Publishers, Boston, MA
27. Jones, A., Hoare, R., Kourtev, I., Fazekas, J., Kusic, D., Foster, J., Boddie, S., and Muaydh, A. 2004. A 64way vliw/simd fpga processing architecture and design flow. In IEEE International Conference on Electronics, Circuits, and Systems (ICECS)
28. Jones, A. K., Hoare, R., Kusic, D., Fazekas, J., and Foster, J. 2005. An fpga-based vliw processor with custom hardware execution. In ACM International Symposium on Field-Programmable Gate Arrays (FPGA)
29. Khailany, B. and et al. 2001. Imagine: media processing with streams. In Micro
30. Khailany, B., Dally, W. J., Chang, A., Kapsi, U. J., Namkoong, J., and Towles, B. 2002. Vlsi design and verification of the imagine processor. In IEEE International Conference on Computer Design (ICCD)
31. Khouri, K., Lakshminarayana, G., and Jha, N. 1998. Impact: A highlevel synthesis system for low power control-flow intensive circuits. In Proc. Design Automation & Test in Europe Conf. 848-854
32. Lee, C., Potkonjak, M., and Magione-Smith, W. K. 1997. Mediabench: A tool for evaluating and synhesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture
33. Levine, B. and Schmit, H. 2002. Piperench: Power & performance evaluation of a programmable pipelined datapath. presented at Hot Chips 14, Palo Alto, CA
34. Levine, B. A. and Schmit, H. 2003. Efficient application representation for haste: Hybrid architectures with a single, transformable executable. In IEEE Symposium on FPGAs for Custom Computing Machines(FCCM)
35. Liu, X. and Papaefthymiou, M. C. 2001. A static power estimation methodology for ip-based design. In Design, Automation, and Test in Europe. 280-287
36. Liu, X. and Papaefthymiou, M. C. 2004. A markov chain sequence generator for power macro modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
37. Mccloud, S. 2004. Catapult c synthesis-based design flow: Speeding implementation and increasing flexibility. Tech. rep., Mentor Graphics
38. Mehta, G., Jones, A. K., and Hoare, R. 2005. An energy-efficient coarse-grained reconfigurable fabric arch itecture. Tech. Rep. TR-ECE-2005-07-001, University of Pittsburgh, Department of Electrical and Computer Engineering. July
39. Mirsky, E. and Dehon, A. 1996. Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines
40. Musoll, E. and Cortadella, J. 1995. High-level synthesis techniques for reducing the activity of functional units. In Proceedings of the International Symposium on Low-Power Design. 99-104
41. Najm, F. N. 1994. A survey of power estimation techniques in vlsi circuits. IEEE Trans. Very Large Scale Integr. Syst. 2, 4, 446-455
42. Nene, A., Talla, S., Goldberg, B., Kim, H., and Rabbah, R. M. 1998. Trimaran: An infrastructure for compiler research in instruction level parallelism
43. Raghunathan, A. and Jha, N. K. 1994. Behavioral synthesis for low power. In Proceedings of ICCD. 318-322
44. Roy, K. and Prasad, S. 2000. Low-Power CMOS VLSI Design. Wiley, New York
45. Schmit, H., Whelihan, D., Tsai, A., Moe, M., Levine, B., and Taylor, R. R. 2002. Piperench: A virtualized programmable datapath in 0.18 micron technolog. In Proceedings of the IEEE Custom Integrated Circuits Conference
46. Shen, Z. X. and Jong, C. C. 1997. Exploring module selection space for architectural synthesis of low power designs. In IEEE International Symposium on Circuits and Systems
47. Sima, M., Cotofana, S., Van Eijndhoven, J. T. J., Vassilidis, S., and Vissers, K. 2001. An 8 x 8 idct implementation on an fpga-augmented trimedia. In Field Programmable Custom Computing Machines (FCCM)
48. Tang, X., Jiang, T., Jones, A. K., and Banerjee, P. 2005. Behavioral synthesis of data-dominated circuits for minimal energy implementation. In Proceedings of the IEEE International Conference on VLSI Design