VLSI design and verification of the imagine processor

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 289-294

  Khailany, Brucek ^a   Dally, William J ^a   Chang, Andrew ^a   Kapasi, Ujval J ^a   Namkoong, Jinyung ^a   Towles, Brian ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DYNAMIC RANDOM ACCESS STORAGE; MICROPROCESSOR CHIPS; NAND CIRCUITS; VLSI CIRCUITS;

IMAGINE PROCESSOR; TILED REGION DESIGN; VLSI DESIGN;

LOGIC DESIGN;

EID: 0036398375     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. D. Chen. Apollo II adds power capabilities, speeds VDSM place and route. Electronics Journal, page 25, July 1999.
2. D. Chinnery and K. Keutzer. Closing the Gap Between ASIC and Custom: Tools and Techniques for High-Performance ASIC Design. Kluwer Academic Publishers, May 2002.
3. A. Chowdhary, S. Kale, P. Saripella, N. Sehgal, and R. Gupta. Extraction of functional regularity in datapath circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(9):1279-1296, September 1999.
4. W. J. Dally and J. Poulton. Digital Systems Engineering, pages 485-486. Cambridge University Press, 1998.
5. K. Diefendorff. The race to point one eight. Microprocessor Report, pages 1-5, September 1998.
6. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, and A. Chang. Imagine: Media processing with streams. IEEE Micro. pages 35-46, Mar/Apr 2001.
7. T. Kutzschebauch and L. Stok. Regularity driven logic synthesis. In Proceedings of the International Conference on Computer Aided Design, pages 439-446, November 2000.
8. R. X. Nijssen and C. van Eijk. Regular layout generation of logically optimized datapaths. In Proceedings of the International Symposium on Physical Design, pages 42-47, 1997.
9. M. Rodder, Q. Z. Hong, M. Nandakumar, S. Aur, J. C. Hu, and I.-C. Chen. A sub-0.18 μm gate length CMOS technology for high performance (1.5v) and low power (1.0v). In International Electron Devices Meeting, pages 563-566, Dec 1996.
10. Synopsys. Design Compiler User Guide, 2000.11 edition.
11. Synopsys. Physical Compiler User Guide, 2000.11 edition.