Store Buffer design in first-level multibanked data caches

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 469-480

  Torres, E F ^a,b   Ibanez P ^a,b   Vinals V ^a,b   Llaberia J M ^c  

^a UNIVERSITY OF ZARAGOZA   (Spain)

^b HiPEAC NoE ^*  (Spain)

^c UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DATA FORWARDING CAPABILITIES; IN-FLIGHT STORES; MULTIBANKED DATA CACHES; RECOVERY POLICY;

DATA PROCESSING; PROGRAM PROCESSORS;

BUFFER STORAGE;

EID: 27544459744     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.47     Document Type: Conference Paper

References (22)

1. H. Akkary et al., "Checkpoint Processing and Recovery: Towards Scalable Large instruction Window Processors," in Proc. of 36th MICRO, pp. 423-434. Dec. 2003.
2. R. Balasubramonian et al., "Dynamically managing the communication-parallelism trade-off in future clustered processors," in Proc. of 30th ISCA, pp. 275-287, June 2003
3. E. Borch et al. "Loose Loops Sink Chips," in Proc. of 8th HPCA, pp. 299-310, Feb. 2002.
4. D.C. Burger and T.M. Austin, "The SimpleScalar Tool Set, Version 2.0," UW Madison Computer Science T. R. #1342, June 1997.
5. G.Z. Chrysos and J.S. Emer., "Memory Dependence Prediction Using Store Sets," in Proc. of 25th ISCA, pp. 142-153, June 1998.
6. J. Cortadella and J.M. Llabería, "Evaluation of A+B=K Conditions without Carry Propagation," IEEE Trans. on Computers, vol. 41, no. 11, pp. 1484-1488, Nov. 1992.
7. P. Hsu, "Design of the R8000 Microprocessor," IEEE Micro, vol.14, pp. 23-33, April 1994.
8. C. N. Keltcher et al., "The AMD Opteron Processor for Multiprocessor Servers," IEEE Micro, vol. 23, no. 2, pp. 66-76 March/April 2003.
9. A. Kumar, "The HP PA-8000 RISC CPU," IEEE Micro, vol. 17, no. 2, pp. 27-32, March-April 1997.
10. A.R. Lebeck et al., "A Large, Fast Instruction Window for Tolerating Cache Misses," in Proc. of 29th ISCA, pp. 59-70, May 2002.
11. P. Michaud et al., "Trading Conflict and Capacity Aliasing in Conditional Branch Predictors," in Proc. of 24th ISCA, pp. 292-303, June 1997.
12. S. Naffziger et al., "The implementation of the Itanium 2 Microprocessor," IEEE J. Solid State Circuits, vol. 37, no. 11, pp. 1448-1460, Nov. 2002.
13. H. Neefs et al., "A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks," in Proc. of 6th HPCA, pp. 313-324, Jan. 2000.
14. Il Park et al., "Reducing Design Complexity of the Load/Store Queue," in Proc. of 36th MICRO, pp. 411-422, Dec. 2003.
15. C. Racunas and Y.N. Patt, "Partitioned First-Level Cache Design for Clustered Microarchitecturcs," in Proc. of 17th ICS, pp. 22-31. June 2003.
16. S. Sethumadhavan et al., "Scalable Hardware Memory Disambiguation for High ILP Processors," in Proc. of 36th MICRO, pp. 399-410. Dec. 2003.
17. A. Seznec et al., "Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor", in Proc. of 29th ISCA, pp. 295-306, May 2002.
18. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behaviour," in Proc. of ASPLOS, Oct. 2002.
19. G.S. Sohi and M. Franklin, "High-Bandwidth Memory Systems for Superscalar Processors," in Proc. of 4th ASPLOS, pp. 53-62, April 1991.
20. E. Torres et al., "Contents Management in First-Level Multi-banked Data Caches," 10th EuroPar, LNCS 3149, pp. 516-524, Sept. 2004.
21. A. Yoaz et al., "Speculation Techniques for Improving Load Related Instruction Scheduling," in Proc. of 26th ISCA, pp. 42-53, May 1999.
22. V. Zyuban and P.M. Kogge, "Inherently Lower-Power High-Performance Superscalar Architectures," IEEE Trans. on Computers, vol. 50, no. 3, pp. 268-285, March 2001