Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 302-313

  Balakrishnan, Saisanthosh ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CALL SITES; HANDLERS; PROGRAM DEMULTIPLEXING (PD); SEQUENTIAL PROGRAMS;

BENCHMARKING; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA FLOW ANALYSIS; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS;

DEMULTIPLEXING;

EID: 33845880372     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.31     Document Type: Conference Paper

References (50)

1. H. Akkary and M. Driscoll, "A Dynamic Multithreading Processor," In Proc. of the 31st Annual Intl. Symp. on Microarch., pp. 226-36, 1998.
2. K. Arvind and R. S. Nikhil. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Trans. Comput., vol. 39, pp. 300-18, 1990.
3. N. Benton, L. Cardelli, et al., "Modern Concurrency Abstractions for C#," In Proc. of the 16th European Conf. on Object-Oriented Programming, pp. 415-40, 2002.
4. G. Bierman, E. Meijer, el al., "The Essence of Data Access in Cw," In Proc. Of the 19th European Conf. On Object-Oriented Programming, pp. 287-311, 2005.
5. B. H. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Commun. ACM, vol. 13, pp. 422-6, 1970.
6. N. Carriero and D. Gelernter. Linda in Context. Communications of the ACM, vol. 32, pp. 444-58, 1989.
7. M. K. Chen and K. Olukotun, "Exploiting Method-Level Parallelism in Single-Threaded Java Programs," In Proc. of the Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 176, 1998.
8. M. K. Chen and K. Olukotun, "The Jrpm System for Dynamically Parallelizing Java Programs," In Proc. Of the 30th Annual Intl. Symp. On Comp. Arch., pp. 434-46, 2003.
9. M. Cintra, J. Martinez, et al., "Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors," In Proc. of the 27th Annual Intl. Symp. on Comp. Arch., pp. 13-24, 2000.
10. J. D. Collins, D. M. Tullsen, et al., "Dynamic Speculative Precomputation," In Proc. Of the 34th Annual Intl. Symp. On Microarch., pp. 306-17, 2001.
11. A. L. Davis, "The Architecture and System Method of DDM1: A Recursively Structured Data Driven Machine," In Proc. Of the 5th Annual Symp. On Comp. Arch., pp. 210-5, 1978.
12. J. B. Dennis, "A Preliminary Architecture for a Basic Data-Flow Processor," In Proc. Of the 2nd Intl. Symp. On Comp. Arch., pp. 125-31, 1975.
13. J. B. Dennis, "First Version of Data Flow Procedure Language," MIT Laboratory for Computer Science MAC TM61, 1991.
14. A. Farcy, O. Temam, et al., "Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes," In Proc. Of the 31st Annual Intl. Symp. On Microarch., pp. 59-68, 1998.
15. B. Goldberg and P. Hudak, "Implementing Functional Programs on a Hypercube Multiprocessor," In Proc. Of the Third Conf. On Hypercube Concurrent Computers and Applications: Architecture, Software, Computer Systems, and General Issues, pp. 489-504, 1988.
16. V. G. Grafe, G. S. Davidson, et al., "The Epsilon Dataflow Processor," In Proc. Of the 16th Annual Intl. Symp. On Comp. Arch., pp. 36-45, 1989.
17. L. Hammond, M. Willey, et al., "Data Speculation Support for a Chip Multiprocessor," In Proc. Of the 8th Intl. Conf. On Architectural Support for Programming Languages and Operating Systems, pp. 58-69, 1998.
18. L. Hammond, B. D. Carlstrom, et al., "Programming with Transactional Coherence and Consistency (TCC)," In Proc. Of the 11th Intl. Conf. On Architectural Support for Programming Languages and Operating Systems: ACM Press, pp. 1-13, 2004.
19. M. Herlihy and J. E. B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures," In Proc. Of the 20th Annual Intl. Symp. On Comp. Arch., pp. 289-300, 1993.
20. C. Hewitt. Viewing Control Structures as Patterns on Passing Messages. Journal of Artificial Intelligence, vol. 8, pp. 323-64, 1977.
21. R. A. Iannucci, "Toward a Dataflow/Von Neumann Hybrid Architecture," In Proc. of the 15th Annual Intl. Symp. on Comp. Arch., pp. 131-40, 1988.
22. T. Knight, "An Architecture for Mostly Functional Languages," In Proc. of the Annual Conf. on LISP and Functional Programming, pp. 105-12, 1986.
23. M. S. Lam and R. P. Wilson, "Limits of Control Flow on Parallelism," In Proc. Of the 19th Annual Intl. Symp. On Comp. Arch., pp. 46-57, 1992.
24. C.-K. Luk, "Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors," In Proc. Of the 28th Annual Intl. Symp. On Comp. Arch., pp. 40-51, 2001.
25. P. Marcuello, A. Gonzalez, et al., "Speculative Multithreaded Processors," In Proc. of the 12th Intl. Conf. on Supercomputing, pp. 77-84, 1998.
26. P. Marcuello and A. Gonzalez, "A Quantitative Assessment of Thread-Level Speculation Techniques," In Proceedings of the 14th Intl. Symp. On Parallel and Distributed Processing, pp. 595, 2000.
27. I. Martel, D. Onega, et al., "Increasing Effective IPC by Exploiting Distant Parallelism," In Proc. of the 13th Intl. Conf. on Supercomputing, pp. 348-55, 1999.
28. J. T. Oplinger, D. L. Heine, et al., "In Search of Speculative Thread-Level Parallelism," In Proc. of the Intl. Conf on Parallel Architectures and Compilation Techniques, pp. 303, 1999.
29. G. M. Papadopoulos and D. E. Culler, "Monsoon: An Explicit Token-Store Architecture," In Proc. of the 17th Annual Intl. Symp. on Comp. Arch., pp. 82-91, 1990.
30. M. K. Prabhu and K. Olukotun, "Exposing Speculative Thread Parallelism in Spec2000," In Proc. of 10th Annual Intl. Symp. on Principles and Practice of Programming Languages, pp. 142-52, 2005.
31. M. Prvulovic and J. Torellas, "Reenact: Using Thread-Level Speculation Mechanisms to Detect Data Races in Multithreaded Code," In Proc. of the 30th Annual Intl. Symp. on Comp. Arch., pp. 110-21, 2003.
32. C. Quinones, C. Madriles, et al., "Mitosis Compiler: An Infrastructure for Speculative Threading Based on Pre-Computation Slices," In Proc. of the 31st Annual Intl. Conf. on Programming Language Design and Implementation, pp. 269-75, 2005.
33. J. Renau, J. Tuck, et al., "Tasking with out-of-Order Spawn in Tls Chip Multiprocessors: Microarchitecture and Compilation," In Proceedings of the 19th annual Intl. Conf. on Supercomputing, pp. 179-88, 2005.
34. J. Robert H. Halstead. MULTILISP: A Language for Concurrent Symbolic Computation. ACM Transactions on Programming Languages and Systems, vol. 7, pp. 501-38, 1985.
35. A. Roth and G. S. Sohi, "Speculative Data-Driven Multithreading," In Proc. Of the 7th Intl. Symp. On High-Perf. Comp. Arch., pp. 37, 2001.
36. V. Sarkar and J. Hennessy, "Partitioning Parallel Programs for Macro-Dataflow," In Proc. of the 1986 ACM Conf. on LISP and Functional Programming, pp. 202-11, 1986.
37. K. E. Schauser, D. E. Culler, et al., "Compiler-Controlled Multithreading for Lenient Parallel Languages," In Proc. Of the 5th Acm Conf. On Functional Programming Languages and Comp. Arch., pp. 50-72, 1991.
38. G. S. Sohi, S. E. Breach, et al., "Multiscalar Processors," In Proc. Of the 22nd Annual Intl. Symp. On Comp. Arch., pp. 414-25, 1995.
39. G. S. Sohi and A. Roth. Speculative Multithreaded Processors. Computer, vol. 34, pp. 66-73, 2001.
40. J. Steffan and T. Mowry, "The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization," In Proc. of the 4th Intl. Symp. on High-Perf. Comp. Arch., pp. 1-12, 1998.
41. J. G. Steffan, C. B. Colohan, et al., "A Scalable Approach to Thread-Level Speculation," In Proceedings of the 27th Annual Intl. Symp. On Comp. Arch., pp. 1-12, 2000.
42. K. Sundaramoorthy, Z. Purser, et al., "Slipstream Processors: Improving Both Performance and Fault Tolerance," In Proc. of the ninth Intl. Conf. on Architectural support for programming languages and operating systems, pp. 257-68, 2000.
43. J.-Y. Tsai, J. Huang, et al. The Superthreaded Processor Architecture. IEEE Transactions on Computers, vol. 48, pp. 881-902, 1999.
44. L. Van Put, B. De Sutter, et al., "LANCET: A Nifty Code Editing Tool," In Proc. of the Sixth Workshop on Program Analysis for Software Tools and Engineering, pp. 75-81, 2005.
45. F. Warg and P. Stenstrom, "Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on Cmp Platforms," In Proc. of the 12th Annual Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 221-30, 2001.
46. P. Zhou, W. Liu, et al., "Accmon: Automatically Detecting Memory-Related Bugs Via Program Counter-Based Invariants," In Proc. of the 37th Annual Intl. Symp. on Microarch., pp. 260-80, 2004.
47. P. Zhou, F. Qin, et al., "Iwatcher: Efficient Architectural Support for Software Debugging," In Proc. of the 31st Annual Intl. Symp. on Comp. Arch., pp. 224-35, 2004.
48. C. B. Zilles and G. S. Sohi, "Time-Shifted Modules: Exploiting Code Modularity for Fine Grain Parallelism," University of Wisconsin-Madison, Computer Sciences Dopt. TR1430, 2001.
49. C. B. Zilles and G. S. Sohi, "Execution-Based Prediction Using Speculative Slices," In Proc. Of the 28th Annual Intl. Symp. On Comp. Arch., pp. 2-13, 2001.
50. C. B. Zilles and G. S. Sohi, "Master/Slave Speculative Parallelization," In Proc. of the 35th Annual Intl. Symp. on Microarch., pp. 85-96, 2002.