메뉴 건너뛰기




Volumn 3, Issue 1, 2004, Pages 7-

CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction

Author keywords

[No Author keywords available]

Indexed keywords


EID: 70450271824     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2004.3     Document Type: Article
Times cited : (15)

References (12)
  • 1
    • 84944392430 scopus 로고    scopus 로고
    • Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
    • Nov.
    • H. Akkary, R. Rajwar, and S. T. Srinivasan, “Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors,” in 36th MICRO, Nov. 2003.
    • (2003) 36th MICRO
    • Akkary, H.1    Rajwar, R.2    Srinivasan, S.T.3
  • 2
    • 0033365428 scopus 로고    scopus 로고
    • Exploring Last n Value Prediction
    • Oct.
    • M. Burtscher and B. G. Zorn, “Exploring Last n Value Prediction,” in PACT, Oct. 1999.
    • (1999) PACT
    • Burtscher, M.1    Zorn, B.G.2
  • 4
    • 0028261367 scopus 로고
    • Complexity/Performance Tradeoffs with Non-Blocking Loads
    • April
    • K. I. Farkas and N. P. Jouppi, “Complexity/Performance Tradeoffs with Non-Blocking Loads,” in 21st ISCA, April 1994.
    • (1994) 21st ISCA
    • Farkas, K.I.1    Jouppi, N.P.2
  • 5
    • 84904279959 scopus 로고
    • Lockup-Free Instruction Fetch/Prefetch Cache Organization
    • May
    • D. Kroft, “Lockup-Free Instruction Fetch/Prefetch Cache Organization,” in 8th ISCA, May 1981.
    • (1981) 8th ISCA
    • Kroft, D.1
  • 8
    • 84948992629 scopus 로고    scopus 로고
    • Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors
    • Nov.
    • J. F. Martinez, J. Renau, M. Huang, M. Prvulovic, and J. Torrellas, “Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors,”in 35th MICRO, Nov. 2002.
    • (2002) 35th MICRO
    • Martinez, J.F.1    Renau, J.2    Huang, M.3    Prvulovic, M.4    Torrellas, J.5
  • 9
    • 84955506994 scopus 로고    scopus 로고
    • Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors
    • Feb.
    • O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, “Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors,” in 9th HPCA, Feb. 2003.
    • (2003) 9th HPCA
    • Mutlu, O.1    Stark, J.2    Wilkerson, C.3    Patt, Y.N.4
  • 10
    • 0028294834 scopus 로고
    • Evaluating Stream Buffers as a Secondary Cache Replacement
    • Apr.
    • S. Palacharla and R. E. Kessler, “Evaluating Stream Buffers as a Secondary Cache Replacement,” in 21st ISCA, Apr. 1994.
    • (1994) 21st ISCA
    • Palacharla, S.1    Kessler, R.E.2
  • 11
    • 0002360626 scopus 로고    scopus 로고
    • The Predictability of Data Values
    • Dec.
    • Y. Sazeides and J. E. Smith, “The Predictability of Data Values,” in 30th MICRO, Dec. 1997.
    • (1997) 30th MICRO
    • Sazeides, Y.1    Smith, J.E.2
  • 12
    • 1142293060 scopus 로고    scopus 로고
    • Enhancing Memory Level Parallelism via Recovery-Free Value Prediction
    • June
    • H. Zhou and T. Conte, “Enhancing Memory Level Parallelism via Recovery-Free Value Prediction,” in 17th ICS, June 2003.
    • (2003) 17th ICS
    • Zhou, H.1    Conte, T.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.