Master/Slave Speculative Parallelization

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 85-96

  Zilles, Craig ^a   Sohi, Gurinder ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

Decision support systems; Master slave; Quadratic programming; Roentgenium; Tellurium

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER ARCHITECTURE; DECISION SUPPORT SYSTEMS; QUADRATIC PROGRAMMING; QUERY LANGUAGES; TELLURIUM; TELLURIUM COMPOUNDS;

EXECUTION PARADIGM; HARMONIC MEAN; MASTER SLAVE; MASTER/SLAVE SPECULATIVE PARALLELIZATION; ROENTGENIUM; SEQUENTIAL PROGRAMS; SLAVE PROCESSORS; VALUE PREDICTOR;

PROGRAM PROCESSORS;

EID: 84948955651     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176241     Document Type: Conference Paper

References (25)

1. H. Akkary and M. Driscoll. A Dynamic Multithreading Processor. Micro-31, Nov. 1998.
2. T. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. Micro-32, Nov. 1999.
3. V. Bala, E. Duesterwald, and S. Banerjia. Transparent Dynamic Optimization. Technical Report HPL-1999-77, Hewlett Packard Labs, June 1999.
4. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2. 0. Technical Report CS-TR-1997-1342, Computer Sciences Department, University of Wisconsin-Madison, 1997.
5. B. Calder, P. Feller, and A. Eustace. Value Profiling and Optimization. Journal of Instruction Level Parallelism, Mar. 1999.
6. M. Cintra, J. Martinez, and J. Torrellas. Architectural Support for Scalable Speculative Parallelization in Shared-Memory Systems. ISCA-27, June 2000.
7. J. Collins, et al. Speculative precomputation: Long-range prefetching of delinquent loads. ISCA-28, July 2001.
8. P. Dubey, el al. Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading. PACT, June 1995.
9. B. Fans, el al. Performance Characterization of a Hardware Framework for Dynamic Optimization. Micro-34, Dec. 2001.
10. J. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers, 30(7):478-490, 1981.
11. D. Gallagher, et al. Dynamic memory disambiguation using the memory conflict buffer. ASPLOS-6, Oct. 1994.
12. L. Hammond, M. Willey, and K. Ohikotun. Data Speculation Support for a Chip Multiprocessor. ASPLOS-8, Oct. 1998.
13. W. M. Hwu, et al. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. Journal of Super-computing, 7(l):229-248, Mar 1993.
14. R Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):4-36, March/April 1999.
15. P. Marcuello, J. Tubella, and A. Gonzalez. Value Prediction for Speculative Multithreaded Architectures. Micro-32, Nov. 1999.
16. J. Oplinger, D. Heine, and M. Lam. In Search of Speculative Thread-Level Parallelism. PACT, Oct 1999.
17. E. Rotenberg, et al. Trace Processors. Micro-30, Dec. 1997.
18. A. Rom and G. Sohi. Speculative Data-Driven Multi-Threading. HPCA-7, Jan. 2001.
19. A. Sodani and G. Sohi. Dynamic Instruction Reuse. ISCA-24, June 1997.
20. G. Sohi, S. Breach, and T. Vijaykumar. Multiscalar Processors. ISCA-22, June 1995.
21. J. Steflan, et al. Improving Value Communication for Thread-Level Speculation. HPCA-6, Jan. 2000.
22. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream Processors: Improving both Performance and Fault Tolerance. ASPLOS-9, Nov. 2000.
23. J.-Y. Tsai and P.-C. Yew. The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation. PACT, Oct 1996.
24. C. Zilles. Master/Slave Speculative Parallelization and Approximate Code. PhD thesis, Computer Sciences Department University of Wisconsin-Madison, Aug. 2002.
25. C. Zilles and G. Sohi. Execution-based Prediction Using Speculative Slices. ISCA-28, July 2001.