Speculative precomputation: Long-range prefetching of delinquent loads

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2001, Pages 14-25

  Collins, Jamison D ^a   Wang, Hong ^b   Tullsen, Dean M ^a   Hughes, Christopher ^c   Lee, Yong Fong ^b   Lavery, Dan ^b   Shen, John P ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c Digital Computer Laboratory   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA HANDLING; MULTIPROGRAMMING; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS;

DELINQUENT LOADS; LONG RANGE PREFETCHING; MULTITHREADING; SPECULATIVE PRECOMPUTATION;

REDUCED INSTRUCTION SET COMPUTING;

EID: 0034839033     PISSN: 08847495     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCA.2001.937427     Document Type: Article

References (25)

1. Predicting load latencies using cache profiling
2. The Intel IA-64 compiler code generator
3. Olden: Parallelizing programs with dynamic data structures on distributed-memory machines
4. Simultaneous subordinate microthreading (SSMT)
5. Simultaneous multithreading: Multiplying Alpha's performance
6. Aspects of cache memory an instruction buffer performance
7. Introducing the IA-64 architecture
8. Prefetching using Markov predictors
9. Implementing stack simulation for highly-associative memories (extended abstract)
10. An advanced optimizer for the IA-64 architecture
11. Dependence based prefetching for linked data structures
12. Speculative data-driven multithreading
13. Itanium processor microarchitecture
14. Assisted execution
15. Slipstream processors: Improving both performance and fault tolerance
16. Simulation and modeling of a simultaneous multithreaded processor
17. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
18. Simultaneous multithreading: Maximizing on-chip parallelism
19. SoftSDV: A presilicon software development environment for the IA-64 architecture
20. Threaded multiple path execution
21. A conjugate flow processor
22. A comparative analysis of schemes for correlated branch prediction
23. Understanding the backward slices of performance degrading instructions