Scalable load and store processing in latency tolerant processors

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 446-457

  Gandhi, Amit ^a   Akkary, Haitham ^b   Rajwar, Ravi ^b   Srinivasan, Srikanth T ^b   Lai, Konrad ^b  

^a PORTLAND STATE UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOAD-STORE PROCESSING; MEMORY LATENCY; MEMORY ORDERING; TOLERANT ARCHITECTURES;

ALGORITHMS; BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED MANUFACTURING; COMPUTER ARCHITECTURE; FAULT TOLERANT COMPUTER SYSTEMS; HIERARCHICAL SYSTEMS;

PROGRAM PROCESSORS;

EID: 27544509382     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.46     Document Type: Conference Paper

References (17)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
2. B. H. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Communications of the ACM, 13(7), July 1970.
3. H. W. Cain and M. H. Lipasti. Memory Ordering; A Value-Based Approach. In Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004.
4. C. Z. Chrysos and J. S. Emer, Memory Dependence Prediction Using Store Sets. In Proceedings of the 25th Annual Internationa/Symposium on Computer Architecture, June 1998.
5. A. Cristal, D. Ortega, J. Llosa, and M. Valero. Out-of-Order Commit Processors. In Proceedings of the Tenth International Symposium on High-Performance Computer Architecture, February 2004.
6. L. Fan, P. Cao, J. Almeida, and A. Z. Broder. Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol. IEEE/ACM Transactions on Networks, 8(3), 2000.
7. M. Franklin and G. S. Sohi. A Hardware Mechanism for Dynamic Reordering of Memory References. IEEE Transactions on Computers, 45(5), May 1996.
8. K. Gharachorloo, A. Gupta, and J. L. Hennessy. Two Techniques to Enhance the Performance of Memory Consistency Models. In Proceedings of the 1991 International Conference on Parallel Processing, August 1991.
9. C. Gniady, B. Falsafi, and T. N. Vijaykumar. Is SC + ILP = Rc? In Proceedings of the 26th Annual International Symposium on Computer Architecture, May 1999.
10. S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi. Speculative Versioning Cache. In Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, February 1998.
11. T. Karkhanis and J. E. Smith. A Day in the Life of a Data Cache Miss. In Workshop on Memory Performance Issues, June 2002.
12. K. Kuhn, M. Agostinelli, S. Ahmcd, S. Chambers, S. Cea, S. Christensen, P. Fischer, J. Gong, C. Kardas, T. Letson, L. Henning, A. Murthy, H. Muthali, B. Obradovic, P. Packan, S. W. Pae, I. Post, S. Putna, K. Raol, A. Roskowski, R. Soman, T. Thomas, P. Vandervoorn, M. Weiss, and I. Young, A 90 nm Communication Technology Featuring SiGe HBT Transistors, RF CMOS, Precision R-L-C RF Elements and 1 um2 6-T SRAM Cell, presented at IEEE International Electron Devices Meeting, December 2002
13. A. R. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg. A Large, Fast Instruction Window for Tolerating Cache Misses. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
14. A. Moshovos and G. S. Sohi. Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction. In Proceedings of the 30th International Symposium on Microarchitecture, December 1997.
15. I. Park, C. L. Ooi, and T. N. Vijaykumar. Reducing Design Complexity of the Load/Store Queue. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
16. S. Sethumadhavan, R. Desikan, D. Burger, C. R. Moore, and S. W. Keckler. Scalable Hardware Memory Disambiguation for High ILP Processors. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
17. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual Flow Pipelines. In Proceedings of the Eleventh Symposium on Architectural Support for Programming Languages and Operating Systems, October 2004.