Checkpointed early load retirement

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 16-27

  Kirman, Nevin ^a   Kirman, Meyrem ^a   Chaudhuri, Mainak ^a,b   Martinez, José F ^a  

^a Cornell University ^*  (United States)

^b INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CHECK-POINT; LOAD RETIREMENT; LONG-LATENCY LOADS; REORDER BUFFER (ROB);

BUFFER STORAGE; COMPUTATIONAL METHODS; INTEGER PROGRAMMING; PROBLEM SOLVING; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

ELECTRIC LOADS;

EID: 28444492331     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.9     Document Type: Conference Paper

References (30)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In International Symposium on Microarchitecture, pages 423-434, San Diego, CA, December 2003.
2. G. B. Bell and M. H. Lipasti. Deconstructing commit. In International Symposium on Performance Analysis of Systems and Software, Austin, TX, March 2004.
3. M. Burtscher and B. G. Zorn. Hybrid load-value predictors. IEEE Transactions on Computers, 51(7):759-774, July 2002.
4. B. Calder, P. Feller, and A. Eustace. Value profiling and optimization. Journal of Instruction-Level Parallelism, 1, March 1999.
5. B. Calder and G. Reinman. A comparative survey of load speculation architectures. Journal of Instruction-Level Parallelism, 2, May 2000.
6. B. Calder, G. Reinman, and D. M. Tullsen. Selective value prediction. In International Symposium on Computer Architecture, pages 64-74, Atlanta, GA, May 1999.
7. J. Chang, J. Huh, R. Desikan, D. Burger, and G. S. Sohi. Using coherent value speculation to improve multiprocessor performance. In First Value-Prediction Workshop, San Diego, CA, June 2003.
8. A. Cristal, D. Onega, J. Llosa, and M. Valero. Out-of-order commit processors. In International Symposium on High-Performance Computer Architecture, pages 48-59, Madrid, Spain, February 2004.
9. A. Cristal, M. Valero, J.-L. Llosa, and A. Gonzalez. Large virtual ROBs by processor checkpointing. Technical Report UPC-DAC-2002-39, Universitat Politecnica de Catalunya, July 2002.
10. J. Dundas and T. Mudge. Improving data cache performance by pre-executing instructions under a cache miss. In International Conference on Supercomputing, pages 68-75, Vienna, Austria, July 1997.
11. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
12. J. Huh, J. Chang, D. Burger, and G. S. Sohi. Coherence decoupling: Making use of incoherence. In International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, October 2004.
13. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Workshop on Memory Performance Issues, Anchorage, Alaska, May 2002.
14. R. E. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 9(2):24-36, March 1999.
15. A. R. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg. A large, fast instruction window for tolerating cache misses. In International Symposium on Computer Architecture, pages 59-70, Anchorage, AK, May 2002.
16. M. H. Lipasti. Value Locality and Speculative Execution. Ph.D. dissertation, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, May 1997.
17. M. H. Lipasti and J. P. Shen. Exceeding the dataflow limit via value prediction. In International Symposium on Microarchitecture, pages 226-237, Paris, France, December 1996.
18. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138-147, Cambridge, MA, October 1996.
19. J. F. Martínez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In International Symposium on Microarchitecture, Istanbul, Turkey, November 2002.
20. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In International Symposium on High-Performance Computer Architecture, pages 129-140, Anaheim, CA, February 2003.
21. R. H. Saavedra-Barrera. CPU Performance Evaluation and Execution Time Prediction Using Narrow Spectrum Bench-marking. Ph.D. dissertation, University of California, Berkeley, May 1992.
22. Y. Sazeides and J. E. Smith. The predictability of data values. In International Symposium on Microarchitecture, pages 248-258, Research Triangle Park, NC, December 1997.
23. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, San Jose, CA, October 2002.
24. J. E. Smith and A. R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37(5):562-573, May 1988.
25. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual flow pipelines. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 107-119, Boston, MA, October 2004.
26. J. M. Tendler, J. S. Dodson, J. S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Journal of Research and Development, 46(1):5-25, January 2002.
27. D. M. Tullsen and J. A. Brown. Handling long-latency loads in a simultaneous multithreading processor. In International Symposium on Microarchitecture, pages 318-327, Austin, TX, December 2001.
28. K. Wang and M. Franklin. Highly accurate data value prediction using hybrid predictors. In International Symposium on Microarchitecture, pages 281-290, Research Triangle Park, NC, December 1997.
29. K. C. Yeager. The MIPS R10000 superscalar microprocessor. IEEE Micro, 6(2):28-40, April 1996.
30. H. Zhou and T. M. Conte. Enhancing memory level parallelism via recovery-free value prediction. In International Conference on Supercomputing, pages 326-335, San Francisco, CA, June 2003.