-
1
-
-
0142009683
-
2 high-k tunneling dielectric
-
Oct
-
2 high-k tunneling dielectric," IEEE Trans. Electron Devices, vol. 50, no. 10, pp. 2067-2072, Oct. 2003.
-
(2003)
IEEE Trans. Electron Devices
, vol.50
, Issue.10
, pp. 2067-2072
-
-
Lee, J.J.1
Wang, X.2
Bai, W.3
Lu, N.4
Kwong, D.L.5
-
2
-
-
19944410470
-
Performance and reliability features of advanced nonvolatile memories based on discrete traps (silicon nanocrystals, SONOS)
-
Sep
-
B. D. Salvo, C. Gerardi, R. V. Schaijk, S. A. Lombardo, D. Corso, C. Plantamura, T. Serafino, G. Ammendola, M. V. Duuren, P. Goarin, W. Y. Mei, K. V. D. Jeugd, H. Baron, M. Gely, P. Mur, and S. Deleonibus, "Performance and reliability features of advanced nonvolatile memories based on discrete traps (silicon nanocrystals, SONOS)," IEEE Trans. Device Mater. Rel., vol. 4, no. 3, pp. 377-389, Sep. 2004.
-
(2004)
IEEE Trans. Device Mater. Rel
, vol.4
, Issue.3
, pp. 377-389
-
-
Salvo, B.D.1
Gerardi, C.2
Schaijk, R.V.3
Lombardo, S.A.4
Corso, D.5
Plantamura, C.6
Serafino, T.7
Ammendola, G.8
Duuren, M.V.9
Goarin, P.10
Mei, W.Y.11
Jeugd, K.V.D.12
Baron, H.13
Gely, M.14
Mur, P.15
Deleonibus, S.16
-
3
-
-
0036685431
-
Nonvolatile Si quantum memory with self-aligned doubly-stacked dots
-
Aug
-
R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, "Nonvolatile Si quantum memory with self-aligned doubly-stacked dots," IEEE Trans. Electron Devices, vol. 49, no. 8, pp. 1392-1398, Aug. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, Issue.8
, pp. 1392-1398
-
-
Ohba, R.1
Sugiyama, N.2
Uchida, K.3
Koga, J.4
Toriumi, A.5
-
4
-
-
10644292653
-
Long-term electron leakage mechanisms through ONO interpoly dielectric in stacked-gate EEPROM cells
-
Dec
-
J. H. Kim and J. B. Choi, "Long-term electron leakage mechanisms through ONO interpoly dielectric in stacked-gate EEPROM cells," IEEE Trans. Electron Devices, vol. 51, no. 12, pp. 2048-2053, Dec. 2004.
-
(2004)
IEEE Trans. Electron Devices
, vol.51
, Issue.12
, pp. 2048-2053
-
-
Kim, J.H.1
Choi, J.B.2
-
5
-
-
0842266580
-
FinFET SONOS flash memory for embedded applications
-
P. Xuan, M. She, B. Harteneck, A. Liddle, J. Bokor, and T. J. King, "FinFET SONOS flash memory for embedded applications," in IEDM Tech. Dig., 2003, pp. 609-613.
-
(2003)
IEDM Tech. Dig
, pp. 609-613
-
-
Xuan, P.1
She, M.2
Harteneck, B.3
Liddle, A.4
Bokor, J.5
King, T.J.6
-
6
-
-
0141761571
-
Novel multi-bit SONOS type flash memory using a high-k charge trapping layer
-
T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, "Novel multi-bit SONOS type flash memory using a high-k charge trapping layer," in VLSI Symp. Tech. Dig., 2003, pp. 27-28.
-
(2003)
VLSI Symp. Tech. Dig
, pp. 27-28
-
-
Sugizaki, T.1
Kobayashi, M.2
Ishidao, M.3
Minakata, H.4
Yamaguchi, M.5
Tamura, Y.6
Sugiyama, Y.7
Nakanishi, T.8
Tanaka, H.9
-
7
-
-
0035898519
-
Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices
-
Jul
-
M. L. Ostraat, J. W. De Blauwe, M. L. Green, L. D. Bell, M. L. Brongersma, J. Casperson, R. C. Flagan, and H. A. Atwater, "Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices," Appl. Phys. Lett., vol. 79, no. 3, pp. 433-435, Jul. 2001.
-
(2001)
Appl. Phys. Lett
, vol.79
, Issue.3
, pp. 433-435
-
-
Ostraat, M.L.1
De Blauwe, J.W.2
Green, M.L.3
Bell, L.D.4
Brongersma, M.L.5
Casperson, J.6
Flagan, R.C.7
Atwater, H.A.8
-
8
-
-
1942455779
-
Performance improvement of SONOS memory by bandgap engineer of charge trapping layer
-
Apr
-
T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, "Performance improvement of SONOS memory by bandgap engineer of charge trapping layer," IEEE Electron Device Lett., vol. 25, no. 4, pp. 205-207, Apr. 2002.
-
(2002)
IEEE Electron Device Lett
, vol.25
, Issue.4
, pp. 205-207
-
-
Chen, T.S.1
Wu, K.H.2
Chung, H.3
Kao, C.H.4
-
9
-
-
46049118445
-
-
R. Ohba, Y. Mitani, N. Sugiyama, and S. Fujita, 25 nm planar bulk SONOS-type memory with double tunnel junction, in IEDM Tech. Dig. 2006, pp. 37.1.1-37.1.4.
-
R. Ohba, Y. Mitani, N. Sugiyama, and S. Fujita, "25 nm planar bulk SONOS-type memory with double tunnel junction," in IEDM Tech. Dig. 2006, pp. 37.1.1-37.1.4.
-
-
-
-
10
-
-
33746550356
-
2 as a charge trapping layer deposited by the sol-gel spin-coating method
-
Aug
-
2 as a charge trapping layer deposited by the sol-gel spin-coating method," IEEE Electron Device Lett., vol. 27, no. 8, pp. 653-655, Aug. 2006.
-
(2006)
IEEE Electron Device Lett
, vol.27
, Issue.8
, pp. 653-655
-
-
You, H.C.1
Hsu, T.H.2
Ko, F.H.3
Huang, J.W.4
Yang, W.L.5
Lei, T.F.6
-
11
-
-
33749635450
-
2 charge trapping layer
-
Nov
-
2 charge trapping layer," J. Electrochem. Soc. vol. 153, no. 11, pp. G934-G937, Nov. 2006.
-
(2006)
J. Electrochem. Soc
, vol.153
, Issue.11
-
-
Hsu, T.H.1
You, H.C.2
Ko, F.H.3
Lei, T.F.4
-
12
-
-
46049091595
-
-
2 tunneling stack, in IEDM Tech. Dig., 2006, pp. 37.4.1-37.4.4.
-
2 tunneling stack," in IEDM Tech. Dig., 2006, pp. 37.4.1-37.4.4.
-
-
-
-
13
-
-
46049120282
-
-
H. Sunamura, T. Ikarashi, A. Morioka, S. Kotsuji, M. Oshida, N. Ikarashi, S. Fujieda, and H.Watanabe, Suppression of lateral charge redistribution using advanced impurity trap memory for improving high temperature retention, in IEDM Tech. Dig., 2006, pp. 37.5.1-37.5.4.
-
H. Sunamura, T. Ikarashi, A. Morioka, S. Kotsuji, M. Oshida, N. Ikarashi, S. Fujieda, and H.Watanabe, "Suppression of lateral charge redistribution using advanced impurity trap memory for improving high temperature retention," in IEDM Tech. Dig., 2006, pp. 37.5.1-37.5.4.
-
-
-
-
14
-
-
0942277789
-
A novel approach of fabricating germanium nanocrystals for nonvolatile memory application
-
Jan
-
T. C. Chang, S. T. Yan, P. T. Liu, C. W. Chen, S. H. Lin, and S. M. Sze, "A novel approach of fabricating germanium nanocrystals for nonvolatile memory application," Electrochem. Solid-State Lett., vol. 7, no. 1, pp. G17-G19, Jan. 2004.
-
(2004)
Electrochem. Solid-State Lett
, vol.7
, Issue.1
-
-
Chang, T.C.1
Yan, S.T.2
Liu, P.T.3
Chen, C.W.4
Lin, S.H.5
Sze, S.M.6
-
15
-
-
0035718197
-
3 tunneling dielectrics
-
3 tunneling dielectrics," in IEDM Tech. Dig., 2001, pp. 155-158.
-
(2001)
IEDM Tech. Dig
, pp. 155-158
-
-
Fernandes, A.1
DeSalvo, B.2
Baron, T.3
Damlencourt, J.F.4
Papon, A.M.5
Lafond, D.6
Mariolle, D.7
Guillaumot, B.8
Besson, P.9
Ghibaudo, G.10
Pananakakis, G.11
Martin, F.12
Haukka, S.13
-
16
-
-
0347926384
-
2 tunnel barrier
-
Dec
-
2 tunnel barrier," Appl. Phys. Lett., vol. 81, no. 27, pp. 5186-5188, Dec. 2002.
-
(2002)
Appl. Phys. Lett
, vol.81
, Issue.27
, pp. 5186-5188
-
-
Baik, S.J.1
Lim, K.S.2
-
17
-
-
1642287635
-
3 as charge trapping layer
-
Feb
-
3 as charge trapping layer," in Proc. IEEE Non-Volatile Semicond. Memory Workshop, Feb. 2003, pp. 60-61.
-
(2003)
Proc. IEEE Non-Volatile Semicond. Memory Workshop
, pp. 60-61
-
-
Sugizaki, T.1
Kobayashi, M.2
Minakata, H.3
Yamaguchi, M.4
Tamura, Y.5
Sugiyama, Y.6
Tanaka, H.7
Nakanishi, T.8
Nara, Y.9
-
18
-
-
8144221080
-
Nonvolatile flash memory device using Ge nanocrystals embedded in HfAlO high-k tunneling and control oxides: Device fabrication and electrical performance
-
Nov
-
J. H. Chen, Y. Q. Wang, W. J. Yoo, Y. C. Yeo, G. Samudra, D. S. Chan, A. Y. Du, and D. L. Kwong, "Nonvolatile flash memory device using Ge nanocrystals embedded in HfAlO high-k tunneling and control oxides: Device fabrication and electrical performance," IEEE Trans. Electron Devices, vol. 51, no. 11, pp. 1840-1848, Nov. 2004.
-
(2004)
IEEE Trans. Electron Devices
, vol.51
, Issue.11
, pp. 1840-1848
-
-
Chen, J.H.1
Wang, Y.Q.2
Yoo, W.J.3
Yeo, Y.C.4
Samudra, G.5
Chan, D.S.6
Du, A.Y.7
Kwong, D.L.8
-
19
-
-
0035878662
-
Physical and electrical characterization of ultrathin yttrium silicate insulators on silicon
-
Jul
-
J. J. Chambers and G. N. Parsons, "Physical and electrical characterization of ultrathin yttrium silicate insulators on silicon," J. Appl. Phys., vol. 90, no. 2, pp. 918-933, Jul. 2001.
-
(2001)
J. Appl. Phys
, vol.90
, Issue.2
, pp. 918-933
-
-
Chambers, J.J.1
Parsons, G.N.2
-
21
-
-
0035309756
-
3 for Si
-
Apr
-
3 for Si," J. Appl. Phys., vol. 89, no. 7, pp. 3920-3927, Apr. 2001.
-
(2001)
J. Appl. Phys
, vol.89
, Issue.7
, pp. 3920-3927
-
-
Kwo, J.1
Hong, M.2
Kortan, A.R.3
Queeney, K.L.4
Chabal, Y.J.5
Opila Jr., R.L.6
Muller, D.A.7
Chu, S.N.G.8
Sapjeta, B.J.9
Lay, T.S.10
Mannaerts, J.P.11
Boone, T.12
Krautter, H.W.13
Krajewski, J.J.14
Sergnt, A.M.15
Rosamilia, J.M.16
-
22
-
-
24144436195
-
2 thin films from 1 kHz to 5 GHz
-
Jul
-
2 thin films from 1 kHz to 5 GHz," Appl. Phys. Lett., vol. 87, no. 1, p. 012 901, Jul. 2005.
-
(2005)
Appl. Phys. Lett
, vol.87
, Issue.1
, pp. 012-901
-
-
Lee, B.1
Moon, T.2
Kim, T.G.3
Choi, D.K.4
Park, B.5
-
23
-
-
0032683840
-
Growth and characterization of ultrathin nitrided silicon oxide films
-
May
-
E. P. Gusev, H.-C. Lu, E. L. Garfunkel, T. Gustafsson, and M. L. Green, "Growth and characterization of ultrathin nitrided silicon oxide films," IBM J. Res. Develop., vol. 43, no. 3, pp. 265-286, May 1999.
-
(1999)
IBM J. Res. Develop
, vol.43
, Issue.3
, pp. 265-286
-
-
Gusev, E.P.1
Lu, H.-C.2
Garfunkel, E.L.3
Gustafsson, T.4
Green, M.L.5
-
24
-
-
0000648743
-
3 film on Si (100) grown by an ionized cluster beam deposition
-
Mar
-
3 film on Si (100) grown by an ionized cluster beam deposition," J. Appl. Phys., vol. 85, no. 5, pp. 2909-2914, Mar. 1999.
-
(1999)
J. Appl. Phys
, vol.85
, Issue.5
, pp. 2909-2914
-
-
Cho, M.H.1
Ko, D.H.2
Jeong, K.3
Whangbo, S.W.4
Whang, C.N.5
Choi, S.C.6
Cho, S.J.7
-
25
-
-
17444373907
-
A novel PHINES flash memory cell with low power program/erase, small pitch, two-bits-per-cell for data storage applications
-
Apr
-
C. C. Yeh, T. Wang, W. J. Tsai, T. C. Lu, M. S. Chen, Y. Y. Liao, W. Ting, Y. H. J. Ku, and C. Y. Lu, "A novel PHINES flash memory cell with low power program/erase, small pitch, two-bits-per-cell for data storage applications," IEEE Trans. Electron Devices, vol. 52, no. 4, pp. 541-546, Apr. 2005.
-
(2005)
IEEE Trans. Electron Devices
, vol.52
, Issue.4
, pp. 541-546
-
-
Yeh, C.C.1
Wang, T.2
Tsai, W.J.3
Lu, T.C.4
Chen, M.S.5
Liao, Y.Y.6
Ting, W.7
Ku, Y.H.J.8
Lu, C.Y.9
-
26
-
-
50549090983
-
-
S. K. Samanta1, P. K. Singh, W. J. Yoo, G. Samudra, Y. C. Yeo, L. K. Bera, and N. Balasubramanian, Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals, in IEDM Tech. Dig., 2005, pp. 7.5.1-7.5.4.
-
S. K. Samanta1, P. K. Singh, W. J. Yoo, G. Samudra, Y. C. Yeo, L. K. Bera, and N. Balasubramanian, "Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals," in IEDM Tech. Dig., 2005, pp. 7.5.1-7.5.4.
-
-
-
-
27
-
-
3042809854
-
Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devices
-
Dec
-
S. K. Sung, I. H. Park, C. J. Lee, Y. K. Lee, J. D. Lee, B. G. Park, S. D. Chae, and C. W. Kim, "Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devices," IEEE Trans. Nanotech. vol. 2, no. 4, pp. 258-264, Dec. 2003.
-
(2003)
IEEE Trans. Nanotech
, vol.2
, Issue.4
, pp. 258-264
-
-
Sung, S.K.1
Park, I.H.2
Lee, C.J.3
Lee, Y.K.4
Lee, J.D.5
Park, B.G.6
Chae, S.D.7
Kim, C.W.8
-
28
-
-
33645731534
-
Impact of programming mechanisms on the performance and reliability of nonvolatile memory devices based on Si nanocrystals
-
Apr
-
C. Y. Ng, T. P. Chen, M. Yang, J. B. Yang, L. Ding, C. M. Li, A. Du, and A. Trigg, "Impact of programming mechanisms on the performance and reliability of nonvolatile memory devices based on Si nanocrystals," IEEE Trans. Electron Devices, vol. 53, no. 4, pp. 663-667, Apr. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.4
, pp. 663-667
-
-
Ng, C.Y.1
Chen, T.P.2
Yang, M.3
Yang, J.B.4
Ding, L.5
Li, C.M.6
Du, A.7
Trigg, A.8
-
29
-
-
33645732441
-
2 nanocrystal nonvolatile flash memory
-
Apr
-
2 nanocrystal nonvolatile flash memory," IEEE Trans. Electron Devices, vol. 53, no. 4, pp. 782-788, Apr. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.4
, pp. 782-788
-
-
Lin, Y.H.1
Chien, C.H.2
Lin, C.T.3
Chang, C.Y.4
Lei, T.F.5
|