Addressing thermal nonuniformity in SMT workloads

Transactions on Architecture and Code Optimization

Volumn 5, Issue 1, 2008, Pages 1-28

  Winter, Jonathan A ^a   Albonesi, David H ^a  

^a Frank HT Rhodes Hall ^*  (United States)

Author keywords

Adaptive microarchitectures; Clustered microarchitectures; Dynamic thermal management; Dynamic voltage scaling; Simultaneous multithreading

Indexed keywords

COMPUTER ARCHITECTURE; DYNAMICS; MULTITASKING; VOLTAGE SCALING;

ADAPTIVE MICROARCHITECTURES; CLUSTERED MICROARCHITECTURES; DYNAMIC THERMAL MANAGEMENT; HIGH TEMPERATURE; MANAGEMENT MECHANISMS; PERFORMANCE LOSS; SIMULTANEOUS MULTI-THREADING; THERMAL NON-UNIFORMITY;

TEMPERATURE CONTROL;

EID: 48849109127     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1369396.1369400     Document Type: Article

References (39)

1. BALASUBRAMONIAN, R., DWARKADAS, S., AND ALBONESI, D. 2003. Dynamically managing the communication-parallelism trade-off in future clustered processors. In Proceedings of ISCA 30 (June). 275-286.
2. BROOKS, D. AND MARTONOSI, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of HPCA 7 (Jan.), 171-182.
3. BROOKS, D., TIWARI, V., AND MARTONOSI, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of ISCA 27 (June), 83-94.
4. BURGER, D. AND AUSTIN, T. 1997. The SimpleScalar Toolset, Version 2.0. ACM SIGARCH Comp. Arch. News 23, 3 (June), 13-25.
5. BUTTS, J. A., AND SOHI, G. S. 2000. A static power model for architects. In Proceedings of MICRO 33 (Dec.), 191-201.
6. CHAPARRO, P., GONZÁLEZ, J., AND GONZÁLEZ, A. 2004a. Thermal-aware clustered microarchitectures. In Proceedings of ICCD (Oct.), 48-53.
7. CHAPARRO, P., GONZÁLEZ, J., AND GONZÁLEZ, A. 2004b. Thermal-effective clustered microarchitectures. In Proceedings of the 1st TACS Workshop (June).
8. CHAPARRO, P., MAGKLIS, G., GONZÁLEZ, J., AND GONZÁLEZ, A. 2005. Distributing the frontend for temperature reduction. In Proceedings of HPCA 11 (Feb.), 61-70.
9. CHAPARRO, P., GONZÁLEZ, J., MAGKLIS, G., CAI, Q., AND GONZÁLEZ, A. 2007. Understanding the thermal implications of multicore architectures. In IEEE Transactions on Parallel and Distributed Systems 18, 8 (Aug.), 1055-1065.
10. COLLINS, J. D., AND TULLSEN, D. M. 2004. Clustered multithreaded architectures - Pursuing both IPC and cycle time. In Proceedings of IPDPS 18 (April), 76-86.
11. 2 EST: A thermal enabled multi-model power/performance estimator. In Proceedings of the 1st PACS Workshop (Nov.).
12. DONALD, J., AND MARTONOSI, M. 2004. Temperature-aware design issues for SMT and CMP architectures. In Proceedings of the 5th WCED Workshop (June).
13. DONALD, J. AND MARTONOSI, M. 2005. Leveraging simultaneous multithreading for adaptive thermal control. In Proceedings of the 2nd TACS Workshop (June).
14. DONALD, J., AND MARTONOSI, M. 2006. Techniques for multicore thermal management: classification and new exploration. In Proceedings of ISCA 33 (June) 78-88.
15. EL-MOURSY, A., GARG, R., ALBONESI, D. H., AND DWARKADAS, S. 2005. Partitioning multi-threaded processors with a large number of threads. In Proceedings of ISPASS (March) 112-123.
16. GHIASI, S. AND GRUNWALD, D. 2004. Design choices for thermal control in dual-core processors. In Proceedings of the 5th WCED Workshop (June).
17. HASAN, J., JALOTE, A., VIJAYKUMAR, T. N., AND BRODLEY, C. E. 2005. Heat stroke: Power-density-based denial of service in SMT. In Proceedings of HPCA 11 (Feb.) 166-177.
18. HEO, S., BARR, K., AND ASANOVIC, K. 2003. Reducing power density through activity migration. In Proceedings of ISLPED (Aug.) 217-222.
19. HUANG, M., RENUA, J., YOO, S., AND TORRELLAS, J. 2000. A framework for dynamic energy efficiency and temperature management. In Proceedings of MICRO 33 (Dec.), 202-213.
20. KUMAR, A., SHANG, L., PEH, L.-S., AND JHA, N. K. 2006. HybDTM: A coordinated hardware-software approach for dynamic thermal management. In Proceedings of the 43rd DAC (July). 548-553.
21. LATORRE, F., GONZÁLEZ, J., AND GONZÁLEZ, A. 2004. Back-end assignment schemes for clustered multithreaded processors. In Proceedings of ICS 18 (June), 316-325.
22. LI, Y., BROOKS, D., HU, Z., SKADRON, K., AND BOSE, P. 2004. Understanding the energy efficiency of simultaneous multithreading. In Proceedings of ISLPED (Aug.). 44-49.
23. LI, Y., BROOKS, D., HU, Z., AND SKADRON, K. 2005. Performance, energy, and thermal considerations for SMT and CMP architectures. In Proceedings of HPCA 11 (Feb.), 71-82.
24. LIAO, W., LI, F., AND HE, L. 2003. Microarchitecture level power and thermal simulation considering temperature dependent leakage model. In Proceedings of ISLPED (Aug.), 211-216.
25. LIAO, W., HE, L., AND LEPAK, K. M. 2005. Temperature and supply voltage aware performance and power modeling at microarchitecture level. In IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 24, 7 (July), 1042-1053.
26. LIM, C. H., DAASCH, W. R., AND CAI, G. 2002. A thermal-aware superscalar microprocessor. In Proceedings of ISQED (March). 517-522.
27. POWELL, M. D., GOMAA, M., AND VIJAYKUMAR, T. N. 2004. Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system. In Proceedings of ASPLOS XI (Oct.). 260-270.
28. POWELL, M. D., SCHUSCHMAN, E., AND VIJAYKUMAR, T. N. 2005. Balancing resource utilization to mitigate power density in processor pipelines. In Proceedings of MICRO 38 (Nov.), 294-304.
29. RAASCH, S. AND REINHARDT, S. 2003. The impact of resource partitioning on SMT processors. In Proceedings of PACT 12 (Sept.), 15-26.
30. RABAEY, J. M. 1995. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Englewood Cliffs, NJ.
31. SASANKA, R., ADVE, S. V., CHEN, Y. AND DEBES, E. 2004. The energy efficiency of CMP vs. SMT for multimedia workloads. In Proceedings of ICS (June). 196-206.
32. SEMICONDUCTOR INDUSTRY ASSOCIATION . 2003. International Technology Roadmap for Semiconductors - 2003 Edition. In http://www.itrs.net/Links/2003ITRS/Home2003.htm.
33. SENG, J. S., TULLSEN, D. M., AND CAI, G. Z. N. 2000. Power-sensitive multithreaded architecture. In Proceedings of ICCD (Sept.). 199-206.
34. SKADRON, K. 2004. Hybrid architectural dynamic thermal management. In Proceedings of DATE (Feb.), 10-15.
35. SKADRON, K. 2006. Personal communication.
36. SKADRON, K., STAN, M. R., HUANG, W., VELUSAMY, S., SANKARANARAYANAN, K., AND TARJAN, D. 2003. Temperature-aware microarchitecture. In Proceedings of ISCA 30 (Apr.), 2-13.
37. TULLSEN, D., EGGERS, S., LEVY, H., EMER, J. S., LEVY, H. M., LO, J. L., AND STAMM, R. L. 1996. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of ISCA 23 (May), 191-202.
38. ZHANG, Y., PARIKH, D., SANKARANARAYANAN, K., SKADRON, K., AND STAN, M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. The University of Virginia, Department of Computer Science, Technical Report CS-2003-05 (March).
39. ZYUBAN, V. AND KOGGE, P. 2001. Inherently lower-power high-performance superscalar architectures. IEEE Trans. Comput. 50, 3 (Mar.), 268-285.