Microarchitecture level power and thermal simulation considering temperature dependent leakage model

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 211-216

  Liao, Weiping ^a   Li, Fei ^a   He, Lei ^a  

^a University of California   (United States)

Author keywords

Circuit simulation; Clocks; Helium; Microarchitecture; Permission; Power system modeling; Temperature dependence; Temperature sensors; Thermal engineering; Thermal management

Indexed keywords

CLOCKS; COMPUTER ARCHITECTURE; HELIUM; LEAKAGE CURRENTS; LOW POWER ELECTRONICS; POWER ELECTRONICS; TEMPERATURE CONTROL; TEMPERATURE DISTRIBUTION; TEMPERATURE SENSORS;

MICRO ARCHITECTURES; PERMISSION; POWER SYSTEM MODEL; TEMPERATURE DEPENDENCE; THERMAL ENGINEERING;

CIRCUIT SIMULATION;

EID: 1542359151     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231864     Document Type: Conference Paper

References (15)

1. W.Ye, N. Vijaykrishnan, M.Kandemir, and M.J.Irwin, "The design and use of simplepower: a cycle-accurate energy estimation tool," in DAC, 2000.
2. D.Brooks, V.Tiwari, and M.Martonosi, "Wattch: A framework for architectural-level power analysis optimization," in ISCA, 2000.
3. A. Dhodapkar, C. Lim, and G. Cai, "Tem2p2est: A thermal enabled multi-model power/performance estimator," in Workshop on Power Aware Computer Systems, Nov 2000.
4. W. Liao, J. M. Basile, and L. He, "Leakage power modeling and reduction with data retention," in ICCAD 02, Nov 2002.
5. D. Sylvester and H. Kaul, "Future performance challenges in nanometer design," in DAC, 2001.
6. R. Viswanath, V. Wakharkar, A. Watew, and V. Lbonheur, "Thermal performance challenges from silicon to systems," Intel Technology Journal, vol. 3, 2000.
7. J. Butts and G. Sohi, "A static power model for architects," in Proc. of MICRO33, December 2000.
8. D. Duarte, Y. Tsai, N. Vijaykrishnan, and M. J. Irwin, "Evaluating run-time techniques for leakage power reduction techniques," in ASP-DAC, 2002.
9. W. Jiang, V. Tiwari, E. de la Iglesia, and A. Sinha, "Topological analysis for leakage prediction on digital circuits," in Proceedings of the 7th Asia and South Pacific Design Automation Conference, joint with the 15th International Conference on VLSI Design, 2002.
10. J. V. D. Vegte., Feedback Control System, 3rd Edition. Prentice Hall, 1994.
11. H. Hanson, M. Hrishikesh, V. Agarwal, S. Keckler, and D. Burger, "Static energy reduction techniques for microprocessor caches," in Proceedings of the International Conference on Computer Design, 2001.
12. V. Tiwari, D. Singh, S. Rajgopal, and G. Mehta, "Reducing power in high-performance microprocessors," in DAC, 1998.
13. L. Li, I. Kadayif, Y.-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam, "Leakage energy management in cache hierarchies," in Proceedings of International Conference on Parallel Architectures and Compilation Techniques, 2002.
14. T. A. K. Skadron and M. Stan, "Control-theoretic techniques and thermal-rc modeling for accurate and localized dynamic thermal management," in Proceedings of the Eighth International Symposium on High-Performance Computer Architercture, 2002.
15. T. Burd, T. Pering, A. Stratakos, and R. Bordersen, "A dynamic voltage-scaled microprocessor system," in 2000 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb 2000.