Thermal-aware clustered microarchitectures

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2004, Pages 48-53

  Chaparro, Pedro ^a   Gonzalez, José ^a   Gonzalez, Antonio ^a  

^a Intel Research Cambridge Lab   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

HEAT GENERATION; MICROARCHITECTURES; PEAK TEMPERATURE; POWER DENSITY;

COOLING; COSTS; ELECTRIC POTENTIAL; LEAKAGE CURRENTS; NATURAL FREQUENCIES; PROBLEM SOLVING; THERMOANALYSIS;

COMPUTER ARCHITECTURE;

EID: 17644390309     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. V. Agarwal, M.S. Hrishikesh, S.W. Keckler and D. Burger. "Clock Rate versus IPC: the End of the Road for Conventional Microarchitectures". In Proc. of the 27th Int. Symp. on Computer Architecture, 2000.
2. R. Balasubramonian, S. Dwarkadas and D.H. Albonesi. "Dynamically Managing the Communication Parallelism Trade-off in Future Clustered Processors. ". Proceedigns of the Int. Symp. on Computer Architecture, 2003.
3. S. Borkar. "Design Challenges of Technology Scaling". IEEE Micro, 19(4), pp. 23-29, 1999.
4. D. Brooks, V. Tiwari and M. Martonosi. "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations", in Proc. of the 27th Int. Symp. on Computer Architecture, pp. 83-94, 2000
5. D. Brooks and M. Martonosi. "Dynamic Thermal Management for High-Performance Microprocessors". Proc. of the Int. Symp. on High-Performance Computing, 2001.
6. R. Canal, J.M. Parcerisa and A. González. "Dynamic Cluster Assignment Mechanisms". In Proc. of the Int. Symp. on High Performance Computing. 2000.
7. P. Chaparro, J. González and A. González. "Thermal-Effective Clustered Microarchitectures". In Proc. of the First Workshop on Temperatura Aware Computer Systems at ISCA 2004.
8. V. De and S. Borkar. "Technology and Design Challenges for Low Power and High Performance". Proc. of the Int. Symp. on Low Power Electronics Design pp. 163-168, 2000.
9. K. Farkas, P. Chow, N. Jouppi and Z. Vranesic. "The Multicluster Architecture: Reducing Cycle Time through Partitioning". Proc. of the Int. Symp. on Microarchitecture, 2000.
10. K. Flautner, N.S. Kim, S. Martin, D. Blaauw and T. Mudge. "Drowsy Caches: Simple Techniques for Reducing Leakage Power". Proc. of the Int. Symp. on Computer Architecture, 2002.
11. S. Gunther, F. Binns, D. M. Carmean and J.C. Hall. "Managing the Impact of Increasing Microprocessor Power Consumption". Intel Technology Journal, Q1, 2001.
12. S. Heo, K. Barr, K. Asanović "Reducing power density through activity migration" Low Power Electronics and Design, 2003. ISLPED '03. Proc. of the 2003 Int. Symp. on, 25-27 Aug. 2003.
13. S. Heo, K. Barr, M. Hampton and K. Asanovic. "Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines". Proc. of the Int. Symp. on Computer, 2002.
14. M. Huang, J. Renau, S-M. Yoo and J. Torrellas. "A Framework for Dynamic Energy Efficiency and Temperature Management". Proc. of the Int. Symp. on Microarchitecture, pp. 202-213, 2000
15. Intel Corporation "Intel® Pentium ® 4 Processor in the 423-pin Package Thermal Solution Functional Specification" http://www.intel.com/design/pentium4/guides/249204.htm.
16. J.T. Kao and A. P. Chandrakasan. "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits". IEEE Journal of Solid State Circuits, 37(5), pp. 1009-1018, 2000.
17. A. Keshavarzi, S. Ma, S. Naredra, B. Bloechel, K. Mistry, T. Ghani, S. Borkar and V. De. "Effectiveness of Reverse Body Bias for Leakage Control in Scaled Dual Vt CMOS ICs." Proc. of the Int. Symp. on Low Power Electronics Design", pp. 207-212, 2001.
18. C. H. Lim, W. R. Daasch, G. Cai, "A Thermal-Aware Superscalar Microprocessor" Proc. Int. Symp. on Quality Electronic Design, 18-21, 2002
19. R. Majan "Thermal management of CPUs: A perspective on trends, needs and opportunities", Oct. 2002. Keynote presentation, THERMINIC-8.
20. J.-M. Parcerisa, J. Sahuquillo, A. González, J. Duato "Efficient Interconnects for Clustered Microarchitectures" Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques (PACT 2002).
21. P. Shivakumar, N. P. Jouppi "CACTI 3.0: An Integrated Cache Timing, Power and Area Model" WRL Research Report 2001/2.
22. B. Sinharoy "POWER5 Architecture and Systems", Feb. 2004. Keynote presentation, Int. Symp. on High Performance Computer Architecture
23. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. "Temperature-Aware Microarchitecture". In Proc. of the 30th Annual Int. Symp. on Computer Architecture, Apr. 2003.
24. Y. Ye, S. Borkar and V. De. "A Technique for Standby Leakage Reduction in High-Performance Circuits". Proc. of the Symp. on VLSI Circuits, pp. 40-41, 1998.
25. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron and M. Stan. "Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects". T. R. CS-2003-05, Univ. of Virginia Department of Computer Science, Mar. 2003.