Heat stroke: Power-density-based denial of service in SMT

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 166-177

  Hasan, Jahangir ^a   Jalote, Ankit ^a   Vijaykumar, T N ^a   Brodley, Carla E ^b  

^a PURDUE UNIVERSITY   (United States)

^b High Frequency Materials Measurement and Information Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DENIAL-OF-SERVICE (DOS) ATTACKS; HEAT STROKE; PHYSICAL MEMORY; PIPELINE RESOURCES;

BUFFER STORAGE; COOLING; FINANCE; NETWORK PROTOCOLS; PIPELINES; STORAGE ALLOCATION (COMPUTER);

SURFACE MOUNT TECHNOLOGY;

EID: 28444441586     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.16     Document Type: Conference Paper

References (16)

1. D. Brooks and M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Seventh International Symposium on High Performance Computer Architecture, pages 171-182, Jan. 2001.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83-94, June 2000.
3. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report 1342, June 1997.
4. CERT Coordination Center. Denial of Service Attacks, http://www.cert.org/ tech_tips/denial_of_service.html.
5. CERT Coordination Center. Denial-of-Service Incidents, http://www.cert.org/research/JHThesis/Chapter11.html.
6. CERT Coordination Center. TCP SYN Flooding and IP Spoofing Attacks. http://www.cert.org/advisories/CA-1996-21.html.
7. D. Grunwald and S. Ghiasi. Microarchitectural denial of service: insuring microarchitectural fairness. In Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 409-418, 2002.
8. S. Gunther, F. Binns, D. M. Carmean, and J. C. Hall. Managing the impact of increasing microprocessor power consumption. In Intel Technology Journal Q1 2001, Q1 2001.
9. S. Heo, K. Barr, and K. Asanovic. Reducing power density through activity migration. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 217-222, Aug. 2003.
10. F. Pollack. New microarchitecture challenges in the coming generations of cmos process technologies. In Keynote speech: 32nd International Symposium on Microarchitecture, Dec. 1999.
11. SIA. International Technology Roadmap for Semiconductors (ITRS). http://public.itrs.net/Files/2002Update/2002Update.htm, 2002.
12. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Proceedings of the 30th International Symposium on Computer Architecture, pages 2-13, June 2003.
13. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 66-76, 2002.
14. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 191-202, June 1996.
15. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multi-threading: maximizing on-chip parallelism. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 392-403, June 1995.
16. R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur. Thermal performance challenges from silicon to systems. In Intel Technology Journal 3Q 2000, Q3 2000.