Back-end assignment schemes for clustered multithreaded processors

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2004, Pages 316-325

  Latorre, Fernando ^a   González, José ^a   González, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Clustered; CMP; Multithreaded; Steering

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; ELECTRIC POWER UTILIZATION; FORMAL LOGIC; HEAT LOSSES; MATHEMATICAL MODELS; PARALLEL PROCESSING SYSTEMS;

DYNAMIC BACK-END ASSIGNMENT (DBA); MULTITHREADED; STATIC BACK-END ASSIGNMENT (SBA);

PROGRAM PROCESSORS;

EID: 8344263016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1006209.1006254     Document Type: Conference Paper

References (25)

1. D. Tullsen, S.J. Eggers, H.M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the 22th Annual International Symposium on Computer Architecture, 1995
2. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In Proceedings of PACT. Jun, 1995
3. K. Farkas, P. Chow, N. Jouppi and Z. Vranesic. The Multicluster Architecture: Reducing Cycle Time through Partitioning. In Proceedings of MICRO-30. 1997
4. D. Albonesi. Dynamic IPC/clock rate optimization. Proceedings of ISCA-25, June 1998.
5. V. Krishnan and J. Torrellas. A Clustered Approach to Multithreaded Processors. In International Parallel Processing Symposium, 1998
6. S. Palacharla. Complexity-Effective Superscalar Processors, PhD Thesis, University of Wisconsin-Madison. 1998
7. R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24-36, March/April 1999
8. R. Canal, J.M. Parcerisa and A. González. Dynamic Cluster Assignment Mechanisms. In Proceedings of the HPCA-6, 2000.
9. A. Buyuktosunoglu, P. Bose, P.W. Cook and S.E. Schuster. Tradeoffs in Power-Efficient Issue Queue Design. PACT2000, Nov. 2000.
10. R. Canal, J.M. Parcerisa and A. González. Dynamic Code Partitioning for Clustered Processors. Int'l Journal of Parallel Programming, 2000.
11. V.V. Zyuban. Low-Power High-Performance Superscalar Architectures, PhD Thesis, Dept. of Computer Science and Engineering, University of Notre Dame, Jan. 2000.
12. A. Baniasadi and A. Moshovos. Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors. In Proceedings of MICRO-33. December 2000
13. A. Aggarwal and M. Franklin. An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors. In Proceedings of ISPASS, 2001.
14. D. Ponomarev, G. Kucuk and K. Ghose. Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In Proceedings of MICRO-34, 2001.
15. S. Kaxiras, Z. Hu and M. Martonosi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In Proceedings of ISCA-28, July 2001.
16. R. Iris Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. In Proceedings of ISCA-28, July 2001.
17. D. Tullsen and J.A. Brown. Handling Long-latency Loads in a Simultaneous Multithreading Processor. In Proceedings of the MICRO-34. December 2001
18. K. Flautner, N. Sung Kim, S. Martin, D. Blaauw and T. Mudge. Drowsy Caches: Simple Techniques for Reducing Leakage Power. In Proceedings of ISCA-29, June 2002.
19. Intel Corp. Intel Pentium 4 Processor. http://www.intel.com/~products/ desk_lap/processors/desktop/pentium4/, 2002
20. Steven Raasch, Steven Reinhardt. The Impact of Resource Partitioning on SMT Processors. In Proceedings of PACT. Sept, 2003
21. R. Balasubramonian, S. Dwarkadas and D. Albonesi. Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors. In Proceedings of the ISCA-30, June 2003.
22. Intel Corp. Hyper-Threading technology. http://www.intel.com/technology/ hyperthread/index.htm
23. R. Bhargava, L. John Friendly. Improving dynamic cluster assignment for clustered trace cache processors. In Proceedings of the ISCA-30, June 2003
24. P. Racunas, Yale N. Patt. Partitioned First-Level Cache Design for Clustered Microarchitectures. In proceedings of ICS, 2003
25. B. Sinharoy "POWER5 Architecture and Systems", Keynote presentation, International Symposium on High Performance Computer Architecture, Feb. 2004.