Understanding the Energy Efficiency of Simultaneous Multithreading

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2004-January, Issue January, 2004, Pages 44-49

  Li, Yingmin ^a   Brooks, David ^c   Hu, Zhigang ^b   Skadron, Kevin ^a   Bose, Pradip ^b  

^a University of Virginia   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c HARVARD UNIVERSITY   (United States)

Author keywords

Multithreading

Indexed keywords

DESIGN; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; MULTITASKING; POWER ELECTRONICS; PROGRAM PROCESSORS;

ARCHITECTURAL SIMULATORS; DESIGN SPACE EXPLORATION; ENERGY EFFICIENCY METRICS; INSTRUCTION LEVEL PARALLELISM; MICROPROCESSOR DESIGNS; MULTI-THREADING; POWER-PERFORMANCE EFFICIENCY; SIMULTANEOUS MULTI-THREADING;

ENERGY EFFICIENCY;

EID: 84932184654     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2004.240758     Document Type: Conference Paper

References (13)

1. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. G. Emma, and M. G. Rosenfield. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors. IBM Journal of R&D, 47(5/6), 2003.
2. D. Brooks et al. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro, 20(6):26-44, 2000.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In 27th International Symposium on Computer Architecture (ISCA), 2000.
4. J. Burns and J.-L. Gaudiot. SMT layout overhead and scalability. IEEE Trans. Parallel Distrib. Syst., 13(2):142-155, 2002.
5. R. Kalla, B. Sinharoy, and J. Tendler. POWER5: IBM's next generation power microprocessor. In Proc. 15th Hot Chips Symp, pages 292-303, August 2003.
6. D. Koufaty and D. T. Marr. Hyperthreading technology in the netburst microarchitecture. IEEE Micro, 23(2):56-65, 2003.
7. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1):4-15, Feb. 2002.
8. M. Moudgill, P. Bose, and J. H. Moreno. Validation of Turandot, a fast processor model for microarchitecture exploration. In Proceedings of IEEE Internatioanl Performance, Computing and Communications Conference, pages 451-457, February 1999.
9. M. Moudgill, J.-D. Wellman, and J. H. Moreno. Environment for PowerPC microarchitecture exploration. IEEE Micro, 19(3):15-25, 1999.
10. Y. Sazeides and T. Juan. How to compare the performance of two SMT microarchitectures. In IEEE International Symposium on Performance Analysis of Systems and Software, November 2001.
11. J. Seng, D. Tullsen, and G. Cai. Power-sensitive multithreaded architecture. In Proceedings of the 2000 International Conference on Computer Design, pages 199-208, 2000.
12. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. In Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 234-244, November 2000.
13. D. M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, 1995.