Recent research and emerging challenges in physical design for manufacturability/reliability

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 238-243

  Lin, Chung Wei ^a   Tsai, Ming Chao ^b   Lee, Kuang Yao ^b   Chen, Tai ^a   Wang, Ting Chi ^b   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUIT LAYOUT; MACHINE DESIGN; MECHANIZATION; PROCESS DESIGN; RESEARCH;

DESIGN AUTOMATION CONFERENCE (DAC); FUTURE RESEARCH DIRECTIONS; IC PROCESSING; MANUFACTURING PROCESSES; PHYSICAL DESIGNS; PIVOTAL ROLE; PROCESS TECHNOLOGIES; SCALE DOWN; SOUTH PACIFIC; YIELD ENHANCEMENT;

PROCESS ENGINEERING;

EID: 44149112496     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.357992     Document Type: Conference Paper

References (43)

1. L. D. Barnes, B. D. Painter, and L. S. Melvin III, "Model-based placement and optimization of sub-resolution assist features," SPIE, pp. 789-795, vol. 6154. 2006.
2. P. Berman, A. B. Kahng, D. Vidhani, H. Wang, and A. Zelikovsky, "Optimal phase conflict removal for layout of dark field alternating phase shifting masks," IEEE Trans. Computer-Aided Design, pp. 175-187, vol. 18, 2000.
3. K. Cao, P. Dhawan, and J. Hu, "Library cell layout with AIt-PSM compliance and composability," Proc. ASP-DAC, pp. 216-219, 2005.
4. K. Cao, S. Dobre, and J. Hu, "Standard cell characterization considering lithography induced varations," Proc. DAC, pp. 801-804, 2006.
5. T.-C. Chen and Y.-W. Chang, "Multilevel full-chip gridless routing considering optical proximity correction," Proc. ASP-DAC, pp. 1160-1163, 2005.
6. H.-Y. Chen, M.-F. Chiang, Y-W. Chang, L. Chen, and B. Han, "Novel full-chip gridless routing considering double-via insertion," Proc. DAC, pp. 755-760, 2006.
7. R H. Chen, S. Malkani, C.-M. Peng, and J. Lin, "Fixing antenna problem by dynamic diode dropping and jumper insertion." Proc. ISQED, pp. 275-282, 2000.
8. C. Chiang, A. B. Kahng, S. Shinha, and X. Xu, "Fast and efficient phase conflict detection and correction in standard-cell layouts," Proc. ICCAD, pp. 149-156, 2005.
9. M. Cho, D. Z. Pan, H. Xiang, and R. Puri, "Wire density driven global routing for CMP variation and timing," Proc. ICCAD, pp. 487-492, 2006.
10. C. Christiansen, B. Li, J. Gill, R. Filippi, and M. Angyal, "Via-depletion electromigration in copper interconnects," IEEE Trans. on Trans. Device Mat. Rel., pp. 163-168, vol. 6, 2006.
11. L. Deng. K. Chao, H. Xiang, and M. D. F. Wong. "Coupling-aware dummy metal insertion for lithography." Proc. ASP-DAC, 2007.
12. W. Grobman, M. Thompson, R. Wang, C. Yuan, R. Tian, and E. Demircan, "Reticle enhancement technology: implication and challenges for physical design," Proc. DAC, pp. 73-78, 2001.
13. P. Gupta and A. B. Kahng, "Manufacturing-aware physical design," Proc. ICCAD, pp. 681-687, 2003.
14. P. Gupta, A. B. Kahng, and C.-H. Park, "Detailed placement for improved depth of focus and CD control," Proc. ASP-DAC, pp. 343-348, 2005.
15. T-Y. Ho, Y.-W. Chang, and S.-J. Chen. "Multilevel routing with antenna avoidance," Proc. ISPD, pp. 34-40, 2004.
16. L.-D. Huang, X. Tang. H. Xiang, M. D. F. Wong, and I.-M. Liu, "A polynomial time optimal diode insertion/routing algorithm for fixing antenna problem," Proc. DATE, pp. 470.477, 2002.
17. L.-D. Huang and M. D. F. Wong, "Optical proximity correction (OPC)-friendly maze routing," Proc. DAC, pp. 186-191, 2004.
18. Z.-W. Jiang and Y-W. Chang, "An optimal simultaneous diode/jumper insertion algorithm for antenna fixing," Proc. ICCAD, pp. 669-674, 2006.
19. A. B. Kahng, "Research directions for coevolution of rules and routers," Proc. ISPD, pp. 122-125, 2003.
20. K.-Y. Lee and T.-C. Wang, "Post-routing redundant via insertion for yield/reliability improvement," Proc. ASP-DAC, pp. 303-308, 2006.
21. K.-Y. Lee, T.-C. Wang, and K.-Y Chao, "Post-routing redundant via insertion and line end extension with via density consideration," Proc. ICCAD, pp. 633-640, 2006.
22. H. K.-S. Leung, "Advanced routing in changing technology landscape," Proc. ISPD, pp. 118-121, 2003.
23. K. S.-M. Li, C.-L. Lee, Y.-W. Chang, C. Su, and J.-E. Chen, Multilevel full-chip routing with testability and yield enhancement," Proc. SLIP, pp. 29-36, 2005.
24. L. W. Liebmann, "Layout impact of resolution enhancement techniques: impediment or opportunity?" Proc. ISPD, pp. 110-117, 2003.
25. J. R. Lloyd. "Electromigration in integrated circuit conductors." J. Phys. D: Appl. Phys., pp. R109-R118, vol. 32, 1999.
26. F. Luo, Y. Jia, and W.-M. Dai, "Yield-preferred via insertion based on novel geotopological technology," Proc. ASPDAC. pp. 730-735, 2006.
27. K. McCullen, "Phase correct routing for alternating phase shift masks," Proc. DAC, pp. 317-320, 2004.
28. J. Mitra, P. Yu, and D. Z. Pan, "RADAR: RET-aware detailed routing using fast lithography simulations," Proc. DAC, pp. 369-372, 2005.
29. M. Mukherjee, S. Mansfield, L. Liebmann, A. Lvov, E. Papadopoulou, M. Lavin, and Z. Zhao. "The problem of optimal placement of sub-resolution assist features (SRAF)," SPIE, pp. 1417-1429, vol. 5754, 2005.
30. D. Z. Pan, "Lithography-aware physical design," Proc. ASIC. pp. 1172-1173, 2005.
31. D. M. Pawlowski, L. Deng, and M. D. F. Wong, "Fast and accurate OPC for standardcell layouts," Proc. ASP-DAC, 2007.
32. T. Pompl, C. Schlunder, M. Hommel, H. Nielen, and J. Schneider, "Practical aspects of reliability analysis for IC designs," Proc. DAC. pp. 193-198, 2006.
33. L. K. Scheffer, "Physical CAD changes to incorporate design for lithography and manufacturability," Proc. ASP-DAC, pp. 768-773, 2004.
34. E. S. Snyder, D. G. Pierce, D. V. Campbell, and S. E. Swanson, "Self-stressing test structures used for high-frequency electromigration," Proc. ICMTS, pp. 62-67, 1994.
35. B.-Y. Su and Y.-W. Chang, "An exact jumper insertion algorithm for antenna effect avoidance/fixing," Proc. DAC. pp. 325-328, 2005.
36. B.-Y Su, Y-W. Chang, and J. Hu, "An optimal jumper insertion algorithm for antenna avoidance/fixing on general routing trees with obstacles," Proc. ISPD. pp. 56-63. 2006.
37. R. Tian, M. D. F. Wong, and R. Boone, "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability," Proc. DAC, pp. 667-670, 2000.
38. "TSMC hits 80nm half node," Electronic News, Jan. 17, 2006. Available at http://www.edn.com/article/CA6299715.html ?partner=enews
39. [39| A. K.-K. Wong, "Resolution enhancement techniques in optical lithography," SPIE Press, 2001.
40. D. Wu, J. Hu, and R. Mahapatra, "Coupling aware timing optimization and antenna avoidance in layer assignment," Proc. ISPD, pp. 20-27, 2005.
41. Y.-R. Wu, M.-C. Tsai, and T.-C. Wang, "Maze routing with OPC consideration," Proc. ASP-DAC, pp. 198-203, 2005.
42. G. Xu, L.-D. Huang, D. Z. Pan, and M. D. F. Wong, "Redundant-via enhanced maze routing for yield improvement," Proc. ASP-DAC. pp. 1148-1151, 2005.
43. H. Yao, Y. Cai, X. Hong, and Q. Zhou, "Improved multilevel routing with redundant via placement for yield and reliability," Proc. GLSVLSI, pp. 143-1146, 2005.