Research directions for coevolution of rules and routers

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2003, Pages 122-125

  Kahng, Andrew B ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Design

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT MANUFACTURE; PRODUCT DESIGN;

ROUTING;

ROUTERS;

EID: 0038378485     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/640000.640028     Document Type: Conference Paper

References (60)

1. C. Albrecht, "Global Routing by New Approximation Algorithms for Multicommodity Flow", IEEE Trans. on CAD, May 2001, pp. 622-632.
2. C. Albrecht, A. B. Kahng, I.I. Mǎndoiu and A. Zelikovsky, "Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment, and Buffer/Wire Sizing", Proc. Intl. Conf. on VLSI Design/ASPDAC, Jan. 2002, pp. 580-587.
3. P. Herman, A. B. Kahng, D. Vidhani, K. Wang and A. Zelikovsky, "Optimal Phase Conflict Removal for Layout of Dark Field Alternating Phase Shifting Masks", Proc. ACM Intl. Symp. on Physical Design, Apr. 1999, pp. 121-126.
4. R. Brashears and A. B. Kahng, "Advanced Routing for Deep Submicron technologies", Computer Design, May 1997. Available at http://vlsicad.ucsd.edu/Presentations/talk/supporting.html.
5. A. E. Caldwell, personal communication, Feb. 2003.
6. Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester and J. Yang, "Design Sensitivities to Variability: Extrapolation and Assessments in Nanometer VLSI", Proc. IEEE ASIC/SoC Conf., 2002, pp. 411-415.
7. R. C. Carden and C.-K. Cheng, "A Global Router Using an Efficient Approximate Multicommodity Multiterminal Flow Algorithm", Proc. ACM/IEEE Design Automation Conf., July 1991, pp. 316-321.
8. J. D. Carothers and D. Li, "A Multilayer MCM Autorouter Based on the Correct-by-Design Approach", Proc. 8th IEEE Intl. ASIC Conf. and Exhibit, Sep. 1995, pp. 139-142.
9. H.-F. S. Chen and D. T. Lee, "A Faster One-Dimensional Topological Compaction Algorithm with Jog Insertion", Algorithmica 28(4), Dec. 2000, pp. 390-421.
10. J. AmplerF. Chen, T. Laidig, K. E, Wampler and R. Caldwell, "Practical Method for Full-Chip Optical Proximity Correction", SPIE vol. 3051,1997, pp. 790-803.
11. H. Chen, B. Yao, F. Zhou and C. K. Cheng, "The Y-Architecture: Yet Another On-Chip Interconnect Solution", Proc. ASP-DAC, 2003.
12. Y. Chen, A. B. Kahng, G. Robins and A. Zelikovsky, "Closing the Smoothness and Uniformity Gap in Area Fill Synthesis", Proc. ACM/IEEE Intl. Symp. on Physical Design, April 2002, pp. 137-142.
13. J. Cong and C. L. Liu, "On the A-Layer Subset and Topological Via Minimization Problems", IEEE Trans. on CAD 10(8), Aug. 1991, pp. 972-981.
14. W. W.-M. Dai, R. Kong, J. Jue and M. Sato, "Rubber Band Routing and Dynamic Data Representation", Proc. Intl. Conf. Computer-Aided Design, Nov. 1990, pp. 52-55.
15. J. Dion and L. M. Monier, "Contour: A Tile-Based Gridless Router", TR WRL-95-3, DEC, 1995.
16. F. F. Dragan, A. B. Kahng, I.I. Mǎndoiu, S. Muddu and A. Zelikovsky, "Provably Good Global Buffering Using an Available Buffer Block Plan", Proc. ICCAD, 2000, pp. 104-109.
17. F. F. Dragan, A. B. Kahng, I.I. Mǎndoiu, S. Muddu and A. Zelikovsky, "Provably Good Global Buffering by Multiterminal Multicommodity Flow Approximation", Proc. ASP-DAC, 2001. pp. 120-125.
18. F. F. Dragan, A. B. Kahng, I.I. Mǎndoiu, S. Muddu and A. Zelikovsky, "Provably Good Global Buffering by Generalized Multiterminal Multicommodity Flow Approximation". IEEE Trans. CAD 21(3) (2002), pp. 263-274.
19. L. K. Fleischer, Approximating Fractional Multicommodity Flow Independent of the Number of Commodities", SIAM J. Discrete Math. 13 (2000), pp. 505-520.
20. G. Galan, F. Lalanne, M. Tissier and M. Belleville, "Alternating Phase Shift Generation for Complex Circuit Designs", Proc. 16th BACUS Symp. Photomask Technology, SPIE vol. 2884, 1996, pp. 508-519.
21. N. Garg and J. K'onemann, "Faster and Simpler Algorithms for Multicommodity Flow and Other Fractional Packing Problems", Proc. 39th Annual Symp. on Foundations of Computer Science, 1998, pp. 300-309.
22. P. Gupta, A. B. Kahng, D. Sylvester and J. Yang, "A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools", to appear in Proc. ACM/IEEE DAC, 2003.
23. J. P. de Gyvez, "Yield Modeling and BEOL Fundamentals", Proc. ACM SLIP, 2001, pp. 135-163.
24. J. Huang, X.-L. Hong, C.-K. Cheng and E. S. Kuh, "An Efficient Timing Driven Global Routing Algorithm", Proc. ACM/IEEE DAC, 1993, pp. 596-600.
25. J. Hu and S. S. Sapatnekar, "A Survey on Multi-Net Global Routing for Integrated Circuits", Integration: The VLSI Journal 31 (2001), pp. 1-49.
26. M. Igarashi, T. Mitsuhashi, A. Le, S. Kazi, Y.-T. Lin, A. Fujimura and S. Teig, "A Diagonal-Interconnect Architecture and Its Application to RISC Core Design", Proc. ISSCC, 2002.
27. The International Technology Roadmap for Semiconductors, 2001 edition, International Sematech, Austin, Texas, Dec. 2001. http://public.itrs.net/.
28. W.-C. Kao and T.-M. Parng, "Cross Point Assignment with Global Rerouting for General-Architecture Designs", IEEE Trans. Computer-Aided Design 11(3), March 1995, pp.337-348.
29. A. B. Kahng, "Design-Process Integration and Shared Red Bricks", Proc. Design and Process Integration for Microelectronic Manufacturing, SPIE vol. 4692, March 2002.
30. A. B. Kahng, "The Road Ahead" (column), IEEE Design and Test, 2002.
31. A. B. Kahng, B. Liu, and I.I. Mǎndoiu, "Non-Tree Routing for Reliability and Yield Improvement", Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, Nov. 2002, pp. 260-266.
32. A. B. Kahng and Y. C. Pati, "Subwavelength Lithography and its Potential Impact on Design and EDA", Proc. ACM/IEEE DAC, June 1999, pp. 799-804.
33. A. B. Kahng, G. Robins, A. Singh, H. Wang and A. Zelikovsky, "Filling and Slotting: Analysis and Algorithms", Proc. ACM/IEEE Intl. Symp. on Physical Design, 1998, pp. 95-102.
34. A. B. Kahng, G. Robins, A. Singh and A. Zelikovsky, "New and Exact Filling Algorithms for Layout Density Control", Proc. IEEE Intl. Conf. on VLSI Design, Jan. 1999, pp. 106-110.
35. A. B. Kahng and M. Sarrafzadeh, "Modern Physical Design: Algorithm, Technology and Memodology", full-day tutorial, ICCAD 1999, Part V. See http://vlsicad.ucsd.edu/Presentations/ICCAD99TUTORIAL/part5new.pdf.
36. A. B. Kahng, H. Wang and A. Zelikovsky, "Automated Layout and Phase Assignment Techniques for Dark Field Alternating PSM", Proc. 18th BACUS Symp. on Photomask Technology and Management, Sep. 1998, pp. 222-231.
37. D. Kaplan, National Semiconductor, personal communication, April 1997.
38. H. Kaul, D. Sylvester and D. Blaauw, "Active Shielding of RLC Global Interconnects", Proc. 8th ACM/IEEE Intl. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, 2002, pp. 98-104.
39. S. P. Khatri, A. Mehrotra, R.K. Brayton, A. Sangiovanni-VinceAnglicanntelli and R. H. J. M. Otten, "A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", Proc. 36th Design Automation Conf., 1999, pp. 491-496.
40. R. E. Korf, "Depth-First Iterative-Deepening: An Optimal Admissible Tree Search", Artificial Intelligence 27(1) (1985), pp. 97-109.
41. C. E. Leiserson and F. M. Maley, "Algorithms for Routing and Testing Routability of Planar VLSI Layouts", Proc. 17th Ann. ACM Symp. Theory of Computing, 1985, pp. 69-78.
42. M. D. Levenson, J. S. Petersen, D. J. Gerold and C. A. Mack, "Phase Phirst! An Improved Strong-PSM Paradigm", Proc. 20th BACUS Symp. Photomask Technology, SPIE vol. 4186, Sep. 2000, pp. 395-404.
43. M. D. Levenson, N. S. Viswanathan and R. A. Simpson, "Improving Resolution in Photolithography with a Phase-Shifting Mask", IEEE Trans. Electron Devices 29 (1982), pp. 1812-1846.
44. D. Li and J. D. Carothers, "An MCM Routing Algorithm Based on a Compatibility Graph Approach", Electronics Letters 32(1), Jan. 1996, pp. 5-6.
45. L. Liebmann, J. Lund, F.-L. Heng and I. Graur, "Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking", Proc. ACM/IEEE DAC., 2001, pp. 79-84.
46. L. Liebmann, A. Molless, R. Ferguson, A. Wong and S. Mansfield, "Understanding Across Chip Line Width Variation: The First Step Toward Optical Proximity Correction", SPIE vol. 3051,1997, pp. 124-136.
47. L. W. Liebmann, T. H. Newman, R. A. Ferguson, R. M. Martine, A. F. Molless, M. O. Neisser and J. T. Weed, "A Comprehensive Evaluation of Major Phase Shift Mask Technologies for Isolated Gate Structures in Logic Designs", SPIE vol. 2197, 1994, pp. 612-623.
48. F. M. Maley, Single-Layer Wire Routing and Compaction, MIT Press, Cambridge, MA, 1990.
49. B. A. McCoy and G. Robins, "Non-Tree Routing", IEEE Trans. CAD 14(6) (1995), pp. 780-784.
50. R. Nair, "A Simple Yet Effective Technique for Global Wiring", IEEE Trans. on CAD 6(6) (1987), pp. 165-172.
51. C. Pierrat, ''Full Phase-Shifting Methodology for 65nm Node Lithography", Proc. BACUS, 2002, pp. 558-567.
52. M. D. Rostoker et al, "Hexagonal Architecture", U.S. Patent US6407434B1, June 2002.
53. D. Staepelaere, J. Jue, T. Dayan and W. W.-M. Dai, "Surf: A Rubber-Band Routing System for Multichip Modules", IEEE Design and Test of Computers, Dec. 1993, pp. 18-26.
54. P.-S. Tseng and C. Sequin, "Codar: A Congestion-Directed General Area Router", Proc. ICCAD, 1988, pp. 30-33.
55. T. Waas, H. Hartmann and W. Henke, "Automatic Generation of Phase Shift Mask Layouts", Microelectronic Engineering 23 (1994), pp. 139-142.
56. http://www.xinitiative.org.
57. M.-F. Yu, "Topological Encoding and Interchangeable Pin Routing", PhD thesis, UC Santa Cruz, 1997.
58. S. H. Zaidi, S. R. J. Brueck, F. M. Schellenberg, R. S. Mackay, K. Uekert and J. J. Persoff, "Interferometric Lithography Tool for 180-nm Structures", Proc. SPIE v.3048, 1997, pp. 248-254.
59. S. Zhang and W. W.-M. Dai, "TEG: A New PostLayout Optimization Method", Proc. ISPD 2002, pp. 62-67.
60. S. Q. Zheng, J. S. Lim and S. S. Iyengar, "Finding Obstacle-Avoiding Shortest Paths Using Implicit Connection Graphs", IEEE Trans. Computer-Aided Design 15(1) (1996), pp. 103-10.