Liquid SIMD: Abstracting SIMD hardware using lightweight dynamic mapping

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 216-227

  Clark, Nathan ^a   Hormati, Amir ^a   Yehia, Sami ^b   Mahlke, Scott ^a   Flautner, Krisztián ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

LIGHTWEIGHT DYNAMIC MAPPING; LIQUID SIMD; MEDIA APPLICATIONS; SIMD HARDWARE;

COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS; OPTIMIZATION;

COMPUTER ARCHITECTURE;

EID: 34547678136     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346199     Document Type: Conference Paper

References (32)

1. A. Aho, R. Sethi, and J. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, MA, 1986.
2. ARM Ltd. ARM926EJ-S Technical Reference Manual, Jan. 2004. http://www.arm.com/pdfs/DDI0198D.926.TRM.pdf.
3. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. IEEE Transactions on Computers, 35(2):59-67, Feb. 2002.
4. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Proc. of the SIGPLAN '00 Conference on Programming language Design and Implementation, pages 1-12, June 2000.
5. M. Baron. Cortex-A8: High speed, low power. Microprocessor Report, 11(14):1-6, 2005.
6. A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. Automatic intraregister vectorization for the intel architecture. International Journal of Parallel Programming, 30(2):65-98, 2002.
7. M. Breternitz, H. Hum, and S. Kumar. Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU. In Proc. of the 12th International Conference on Parallel Architectures and Compilation Techniques, pages 135-145, 2003.
8. D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. In Proc. of the 5th International Symposium on High-Performance Computer Architecture, page 13, 1999.
9. N. Clark et al. Application-specific processing on a general-purpose core via transparent instruction set customization. In Proc. of the 37th Annual International Symposium on Microarchitecture, pages 30-40, Dec. 2004.
10. N. Clark et al. An architecture framework for transparent instruction set customization in embedded processors. In Proc. of the 32nd Annual International Symposium on Computer Architecture, pages 272-283, June 2005.
11. J. Dehnert et al. The Transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proc. of the 2003 International Symposium on Code Generation and Optimization, pages 15-24, Mar. 2003.
12. K. Ebcioglu and E. Altman. Daisy: Dynamic compilation for 100% architectural compatibility. In Proc. of the 24th Annual International Symposium on Computer Architecture, pages 26-38, June 1997.
13. A. E. Eichenberger. P. Wu. and K. O'Brien. Vectorization for simd architectures with alignment constraints. In Proc. of the SIGPLAN '04 Conference on Programming language Design and Implementation, pages 82-93, 2004.
14. B. Fahs, T. Rafacz, S. Patel, and S. Lumetta. Continuous optimization. In Proc. of the 32nd Annual International Symposium on Computer Architecture, pages 86-97. IEEE Computer Society, 2005.
15. D. Friendly, S. Patel, and Y. Patt. Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors. In Proc. of the 25th Annual International Symposium on Computer Architecture, pages 173-181, June 1998.
16. S. Gochman et al. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2):http://developer.intel.com/ technology/itj/2003/volume07 issue02/, 2003.
17. B. Grant, M. Mock, M. Philipose, C. Chambers, and S. J. Eggers. DyC: an expressive annotation-directed dynamic compiler for C. Theoretical Computer Science, 248(1-2): 147-199, 2000.
18. S. Hu, I. Kim, M. H. Lipasti, and J. E. Smith. An approach for implementing efficient superscalar cisc processors. In Proc. of the 12th International Symposium on High-Performance Computer Architecture, pages 213-226, 2006.
19. S. Hu and J. E. Smith. Using dynamic binary translation to fuse dependent instructions. In Proc. of the 2004 International Symposium on Code Generation and Optimization, pages 213-226, 2004.
20. A. Krall and S. Lelait. Compilation techniques for multimedia processors. International Journal of Parallel Programming, 28(4):347-361, 2000.
21. S. Larsen, R. Rabbah, and S. Amarasinghe. Exploiting vector parallelism in software pipelined loops. In Proc. of the 38th Annual International Symposium on Microarchitecture, pages 119-129, 2005.
22. Y. Lin et al. Soda: A low-power architecture for software radio. In Proc. of the 33rd Annual International Symposium on Computer Architecture, pages 89-101, June 2006.
23. G. H. Loh. Exploiting data-width locality to increase superscalar execution bandwidth. In Proc. of the 35th Annual International Symposium on Microarchitecture, pages 395-405, Los Alamitos, CA, USA, 2002. IEEE Computer Society Press.
24. R. Nair and M. Hopkins. Exploiting instruction level parallelism in processors by caching scheduled groups. In Proc. of the 24th Annual International Symposium on Computer Architecture, pages 13-25, June 1997.
25. A. Pajuelo, A. Gonzlez, and M. Valero. Speculative dynamic vectorization. In Proc. of the 29th Annual International Symposium on Computer Architecture, pages 271-280, 2002.
26. S. J. Patel and S. S. Lumetta. rePLay: A hardware framework for dynamic optimization. IEEE Transactions on Computers, 50(6):590-608, June 2001.
27. V. Petric, T. Sha, and A. Roth. Reno: A rename-based instruction optimizer. In Proc. of the 32nd Annual International Symposium on Computer Architecture, pages 98-109, 2005.
28. P. Sassone, D. S. Wills, and G. Loh. Static strands: safely collapsing dependence chains for increasing embedded power efficiency. In Proc. of the 2005 ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems, pages 127-136, June 2005.
29. Trimaran. An infrastructure for research in ILP, 2000. http://www.trimaran.org/.
30. S. Vajapeyam, P. J. Joseph, and T. Mitra. Dynamic vectorization: A mechanism for exploiting far-flung ILP in ordinary programs. In Proc. of the 26th Annual International Symposium on Computer Architecture, pages 16-27, 1999.
31. P. Wu, A. E. Eichenberger, and A. Wang. Efficient simd code generation for runtime alignment and length conversion. In Proc. of the 2005 International Symposium on Code Generation and Optimization, pages 153-164, 2005.
32. S. Yehia and O. Temam. From sequences of dependent instructions to functions: An approach for improving performance without ILP or speculation. In Proc. of the 31st Annual International Symposium on Computer Architecture, pages 238-249, June 2004.