-
1
-
-
0003837824
-
-
October Compaq Computer Corporation
-
Alpha architecture handbook, October 1998. Compaq Computer Corporation.
-
(1998)
Alpha Architecture Handbook
-
-
-
2
-
-
4344685948
-
Virtex-II pro platform FPGAs: Functional description
-
January. Xilinx Corporation
-
Virtex-II pro platform FPGAs: Functional description. Technical Report DS083-2, January 2002. Xilinx Corporation.
-
(2002)
Technical Report
, vol.DS083-2
-
-
-
3
-
-
0003510233
-
Evaluating future microprocessors: The SimpleScalar tool set
-
D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical Report CS-TR-1996-1308, 1996.
-
(1996)
Technical Report
, vol.CS-TR-1996-1308
-
-
Burger, D.1
Austin, T.M.2
Bennett, S.3
-
4
-
-
0034462661
-
PipeRench implementation of the instruction path coprocessor
-
ACM Press
-
Y. Chou, P. Pillai, H. Schmit, and J. P. Shen. PipeRench implementation of the instruction path coprocessor. In Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 147-158. ACM Press, 2000.
-
(2000)
Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture
, pp. 147-158
-
-
Chou, Y.1
Pillai, P.2
Schmit, H.3
Shen, J.P.4
-
6
-
-
0000227930
-
Reconfigurable computing: A survey of systems and software
-
K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys (CSUR), 34(2):171-210, 2002.
-
(2002)
ACM Computing Surveys (CSUR)
, vol.34
, Issue.2
, pp. 171-210
-
-
Compton, K.1
Hauck, S.2
-
7
-
-
0035694429
-
Performance characterization of a hardware framework for dynamic optimization
-
ACM Press, December
-
B. Fahs, S. Bose, M. Crum, B. Slechta, F. Spadini, T. Tung, S. J. Patel, and S. S. Lumetta. Performance characterization of a hardware framework for dynamic optimization. In Proceedings of the 34th annual IEEE/ACM international symposium on Microarchitecture. ACM Press, December 2001.
-
(2001)
Proceedings of the 34th Annual IEEE/ACM International Symposium on Microarchitecture
-
-
Fahs, B.1
Bose, S.2
Crum, M.3
Slechta, B.4
Spadini, F.5
Tung, T.6
Patel, S.J.7
Lumetta, S.S.8
-
8
-
-
0032308864
-
Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes
-
IEEE Computer Society Press
-
A. Farcy, O. Temam, R. Espasa, and T. Juan. Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes. In Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, pages 59-68. IEEE Computer Society Press, 1998.
-
(1998)
Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture
, pp. 59-68
-
-
Farcy, A.1
Temam, O.2
Espasa, R.3
Juan, T.4
-
9
-
-
51149091998
-
Efficient architecture/compiler co-exploration for ASIPs
-
ACM Press
-
D. Fischer, J. Teich, M. Thies, and R. Weper. Efficient architecture/compiler co-exploration for ASIPs. In Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems, pages 27-34. ACM Press, 2002.
-
(2002)
Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems
, pp. 27-34
-
-
Fischer, D.1
Teich, J.2
Thies, M.3
Weper, R.4
-
10
-
-
84962779213
-
MiBench: A free, commercially representative embedded benchmark suite
-
December
-
M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization, December 2001.
-
(2001)
Proceedings of the IEEE 4th Annual Workshop on Workload Characterization
-
-
Guthaus, M.R.1
Ringenberg, J.S.2
Ernst, D.3
Austin, T.M.4
Mudge, T.5
Brown, R.B.6
-
14
-
-
0035363244
-
RePLay: A hardware framework for dynamic optimization
-
June
-
S. J. Patel and S. S. Lumetta. rePLay: A hardware framework for dynamic optimization. IEEE Transactions on Computers, 50(6), June 2001.
-
(2001)
IEEE Transactions on Computers
, vol.50
, Issue.6
-
-
Patel, S.J.1
Lumetta, S.S.2
-
15
-
-
0034461965
-
Increasing the size of atomic instruction blocks using control flow assertions
-
ACM Press
-
S. J. Patel, T. Tung, S. Bose, and M. M. Crum. Increasing the size of atomic instruction blocks using control flow assertions. In Proceedings of the 33rd annual IEEE/A CM international symposium on Microarchitecture, pages 303-313. ACM Press, 2000.
-
(2000)
Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture
, pp. 303-313
-
-
Patel, S.J.1
Tung, T.2
Bose, S.3
Crum, M.M.4
-
18
-
-
0029273301
-
Supporting dynamic data structures on distributed-memory machines
-
A. Rogers, M. C. Carlisle, J. H. Reppy, and L. J. Hendren. Supporting dynamic data structures on distributed-memory machines. ACM Transactions on Programming Languages and Systems (TOPLAS), 17(2):233-263, 1995.
-
(1995)
ACM Transactions on Programming Languages and Systems (TOPLAS)
, vol.17
, Issue.2
, pp. 233-263
-
-
Rogers, A.1
Carlisle, M.C.2
Reppy, J.H.3
Hendren, L.J.4
-
19
-
-
0037669851
-
Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture
-
ACM Press
-
K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proceedings of the 30th annual international symposium on Computer architecture, pages 422-433. ACM Press, 2003.
-
(2003)
Proceedings of the 30th Annual International Symposium on Computer Architecture
, pp. 422-433
-
-
Sankaralingam, K.1
Nagarajan, R.2
Liu, H.3
Kim, C.4
Huh, J.5
Burger, D.6
Keckler, S.W.7
Moore, C.R.8
-
21
-
-
0025401087
-
Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers
-
March
-
G. Sohi. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Transactions on Computers, 39(3), March 1990.
-
(1990)
IEEE Transactions on Computers
, vol.39
, Issue.3
-
-
Sohi, G.1
-
23
-
-
0033703884
-
CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit
-
Vancouver, British Columbia, June 12-14. IEEE Computer Society and ACM SIGARCH
-
Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee. CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 225-235, Vancouver, British Columbia, June 12-14, 2000. IEEE Computer Society and ACM SIGARCH.
-
(2000)
Proceedings of the 27th Annual International Symposium on Computer Architecture
, pp. 225-235
-
-
Ye, Z.A.1
Moshovos, A.2
Hauck, S.3
Banerjee, P.4
|