From sequences of dependent instructions to functions: An approach for improving performance without ILP or speculation

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 238-249

  Yehia, Sami ^a   Temam, Olivier ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; CACHE MEMORY; COMBINATORIAL CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DATA PROCESSING; OPTIMIZATION;

CIRCUIT-LEVEL PARALLELISM; PERFORMANCE ANALYSIS; SPECULATIVE MECHANISM; SUPERSCALAR PROCESSORS;

PROGRAM PROCESSORS;

EID: 4644280001     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. Alpha architecture handbook, October 1998. Compaq Computer Corporation.
2. Virtex-II pro platform FPGAs: Functional description. Technical Report DS083-2, January 2002. Xilinx Corporation.
3. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical Report CS-TR-1996-1308, 1996.
4. Y. Chou, P. Pillai, H. Schmit, and J. P. Shen. PipeRench implementation of the instruction path coprocessor. In Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 147-158. ACM Press, 2000.
5. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In Proceedings of the 36th annual ACM/IEEE international symposium on Microarchitecture, 2003.
6. K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys (CSUR), 34(2):171-210, 2002.
7. B. Fahs, S. Bose, M. Crum, B. Slechta, F. Spadini, T. Tung, S. J. Patel, and S. S. Lumetta. Performance characterization of a hardware framework for dynamic optimization. In Proceedings of the 34th annual IEEE/ACM international symposium on Microarchitecture. ACM Press, December 2001.
8. A. Farcy, O. Temam, R. Espasa, and T. Juan. Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes. In Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, pages 59-68. IEEE Computer Society Press, 1998.
9. D. Fischer, J. Teich, M. Thies, and R. Weper. Efficient architecture/compiler co-exploration for ASIPs. In Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems, pages 27-34. ACM Press, 2002.
10. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization, December 2001.
11. S.Hauck, M. Hosler, and T. Fry. High performance carry chains for FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(2), April 2000.
12. R. Nagarajan, K. Sankaralingam. D. Burger, and S. W. Keckler. A design space evaluation of grid processor architectures. In Proceedings of the 34th Annual International Symposium on Microarchitecture, 2001.
13. S. J. Patel, M. Evers, and Y. N. Patt. Improving trace cache effectiveness with branch promotion and trace packing. In Proceedings of the 25th annual international symposium on Computer architecture, pages 262-271. IEEE Press, 1998.
14. S. J. Patel and S. S. Lumetta. rePLay: A hardware framework for dynamic optimization. IEEE Transactions on Computers, 50(6), June 2001.
15. S. J. Patel, T. Tung, S. Bose, and M. M. Crum. Increasing the size of atomic instruction blocks using control flow assertions. In Proceedings of the 33rd annual IEEE/A CM international symposium on Microarchitecture, pages 303-313. ACM Press, 2000.
16. J. Phillips and S. Vassiliadis. High-performance 3-1 interlock collapsing ALU's. IEEE Transactions on Computers, 43(3), March 1994.
17. R. Razdan and M. D. Smith. A high-performance microarchitecture with hardware-programmable functional units. In Proceedings of the 27th annual international symposium on Microarchitecture, pages 172-180. ACM Press, 1994.
18. A. Rogers, M. C. Carlisle, J. H. Reppy, and L. J. Hendren. Supporting dynamic data structures on distributed-memory machines. ACM Transactions on Programming Languages and Systems (TOPLAS), 17(2):233-263, 1995.
19. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proceedings of the 30th annual international symposium on Computer architecture, pages 422-433. ACM Press, 2003.
20. Y. Sazeides, S. Vassiliadis, and J. E. Smith. The performance potential of data dependence speculation & collapsing. In Proceedings of the 29th annual IEEE/ACM international symposium on Microarchitecture, pages 238-247. IEEE Computer Society Press, 1996.
21. G. Sohi. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Transactions on Computers, 39(3), March 1990.
22. D. W. Wall. Limits of instruction-level parallelism. In Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, pages 176-188. ACM Press, 1991.
23. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee. CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 225-235, Vancouver, British Columbia, June 12-14, 2000. IEEE Computer Society and ACM SIGARCH.
24. Z. A. Ye, N. Shenoy, and P. Baneijee. A C compiler for a processor with a reconfigurable functional unit. In Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, pages 95-100. ACM Press, 2000.
25. M. Ziegler and M. Stan. Optimal logarithmic adder structures with a fanout of two for minimizing the areadelay product. In Proceedings of the the International Symposium on Circuits and Systems, May 2001.