Static strands: Safely collapsing dependence chains for increasing embedded power efficiency

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2005, Pages 127-136

  Sassone, Peter G ^a   Wills, D Scott ^a   Loh, Gabriel H ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b Georgia Institute of Technology   (United States)

Author keywords

Architecture; Dependency Collapsing; Embedded; Energy; Sequentially

Indexed keywords

DEPENDENCY COLLAPSING; EMBEDDED; ENERGY; SEQUENTIALLY;

COMPUTER ARCHITECTURE; EFFICIENCY; OPTIMIZATION; PERFORMANCE; PROGRAM PROCESSORS;

EMBEDDED SYSTEMS;

EID: 31844431505     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. A. Bik, M. Girkar, P. Grey, and X. Tian. Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems. In Intel Technology Journal, Q1 2001.
2. A. Bracy, P. Prahlad, and A. Roth. Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth. In Proceedings of the International Symposium on Microarchitecture, Dec. 2004.
3. D. Brash. The ARM architecture version 6 (ARMv6). White paper, ARM, 2002.
4. D. Burger and T. Austin. The Simplescalar tool set, version 2.0. Technical Report 1342, Dept of Computer Science, University of Wisconsin-Madison, 1997.
5. A. Butts and G. Sohi. Characterizing and predicting value degree of use. In Proceedings of the International Symposium on Microarchitecture, Nov. 2002.
6. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive mosfet and interconnect modeling for early circuit design. In Proceedings of IEEE Custom Integrated Circuits Conference, June 2000.
7. N. Clark, M. Kudlur, H. Park, S. Mahlke, and K. Flautner. Application-specific processing on a general-purpose core via transparent instruction set customization. In Proceedings of the International Symposium on Microarchitecture, Dec. 2004.
8. J. Corbal, M. Valero, and R. Espasa. Exploiting a new level of DLP in multimedia applications. In Proceedings of the International Symposium on Microarchitecture, Nov. 1999.
9. D. Ernst and T. Austin. Efficient dynamic scheduling through tag elimination. In Proceedings of the International Symposium on Computer Architecture, May 2002.
10. S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. Valentine. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
11. W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Water, R. Bringmann, R. Ouellette, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Lavery. The superblock: An effective structure for VLIW and superscalar compilation. Journal of Supercomputing, 7(1), Jan. 1993.
12. IBM Corporation. PowerPC 750 RISC Microprocessor Technical Summary, www.ibm.com.
13. IEEE Micro staff. The use and abuse of SPEC: An ISCA panel. IEEE Micro, 23(4):73-77, 2003.
14. H. Kim and J. Smith. Instruction-level distributed processing. In Proceedings of the International Symposium on Computer Architecture, May 2002.
15. H. Kim and J. Smith. Dynamic binary translation for accumulator-oriented architectures. In Proceedings of the International Conference on Code Generation and Optimization, Mar. 2003.
16. I. Kim and M. Lipasti. Half-price architecture. In Proceedings of the International Symposium on Computer Architecture, June 2003.
17. I. Kim and M. Lipasti. Macro-op scheduling: Relaxing scheduling loop constraints. In Proceedings of the International Symposium on Microarchitecture, Dec. 2003.
18. C. Lee, M. Potkonjak, and W. Mangione-Smith. Mediabench: A tool for evaluating multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture, Dec. 1997.
19. M. Mamidipaka and N. Dutt. eCACTI: An enhanced power estimation model for on-chip caches. Technical Report 04-28, Center for Embedded Computer Systems, UC Irvine, 2004.
20. A. Marquez, K. Theobald, X. Tang, and G. Gao. A superstrand architecture. Technical Memo 14, University of Delaware, Computer Architecture and Parallel Systems Laboratory, 1997.
21. S. Narayanasamy, H. Wang, P. Wang, J. Shen, and B. Calder. A dependency chain clustered microarchitecture. In International Parallel and Distributed Processing Symposium, Apr. 2005.
22. S. Palacharla, N. Jouppi, and J. Smith. Complexity-effective superscalar processors. In Proceedings of the International Symposium on Computer Architecture, May 1997.
23. I. Park, M. Powell, and T. Vijaykumar. Reducing register ports for higher speed and lower energy. In Proceedings of the International Symposium on Microarchitecture, Dec. 2002.
24. S. Raasch, N. Binkert, and S. Reinhardt. A scalable instruction queue design using dependence chains. In Proceedings of the International Symposium on Computer Architecture, May 2002.
25. Renesas Technology. SH-4A Software Manual, www.renesas.com.
26. P. Sassone and D. Wills. Dynamic strands: Collapsing speculative dependence chains for reducing pipeline communication. In Proceedings of the International Symposium on Microarchitecture, Dec. 2004.
27. UC Berkeley. Berkeley predictive technology model, www-device.eecs. berkeley.edu/ ptm.
28. S. Yehia and O. Temam. From sequences of dependent instructions to functions: A complexity-effective approach for improving performance without ILP or speculation. In Proceedings of the International Symposium on Computer Architecture, June 2004.