RENO: A rename-based instruction optimizer

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 98-109

  Petric, Vlad ^a   Sha, Tingting ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; OPTIMIZATION; PROGRAM COMPILERS;

CONSTANT FOLDING; WELL-KNOW STATIC OPTIMIZATIONS;

RESOURCE ALLOCATION;

EID: 27544450708     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isca.2005.43     Document Type: Conference Paper

References (27)

1. S. Balakrishnan and G. Sohi. Exploiting Value Locality in Physical Register Files. In MICRO-36, Dec. 2003.
2. M. Bekerman, A. Yoaz, F. Gabbay, S. Jourdan, M. Kalaev, and R. Ronen. Early load address resolution via register tracking. In ISCA-27, Jun. 2000.
3. E. Borch, E. Tune, S. Manne, and J. Emer. Loose Loops Sink Chips. In HPCA-8, Jan. 2002.
4. A. Bracy, P. Prahlad, and A. Roth. Dataflow MiniGraphs: Amplifying Superscalar Capacity and Bandwidth. In MICRO-37, Dec. 2004.
5. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, Jun. 1997.
6. J. Butts and G. Sohi. Dynamic Dead Instruction Detection and Elimination. In ASPLOS-X, Oct. 2002.
7. G. Chrysos and J. Emer. Memory Dependence Prediction using Store Sets. In ISCA-25, Jun. 1998.
8. B. Fahs, S. Bose, M. Crum, B. Slechta, F. Spadini, T. Tung, S. Patel, and S. Lumetta. Performance Characterization of a Hardware Framework for Dynamic Optimization. In MICRO-34, Dec. 2001.
9. B. Fahs, T. Rafacz, S. Patel, and S. Lumetta. Continuous Optimization. Technical Report UILU-ENG-04-2207, University of Illinois, Aug. 2004.
10. B. Fields, R. Bodik, M. Hill, and C. Newburn. Using Interaction Costs for Microarchitectural Bottleneck Analysis. In MICRO-36, Dec. 2003.
11. B. Fields, S. Rubin, and R. Bodik. Focusing Processor Policies via Critical Path Prediction. In ISCA-27, Jul. 2001.
12. S. Hu and J. Smith. Using Dynamic Binary Translation to Fuse Dependent Instructions. In CGO-2, Mar. 2004.
13. S. Jourdan, R. Ronen, M. Bekerman, B. Shomar, and A. Yoaz. A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification. In MICRO-31, Dec. 1998.
14. I. Kim and M. Lipasti. Implementing Optimizations at Decode Time. In ISCA-29, May 2002.
15. I. Kim and M. Lipasti. Macro-op Scheduling: Relaxing Scheduling Loop Constraints. In MICRO-36, Dec. 2003.
16. C. Lee, M. Potkojnak, and W. Mangione-Smith. Media-Bench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In MICRO-30, Dec. 1997.
17. J. Martinez, J. Renau, M. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed Early Resource Recycling in Out-of-Order Microprocessors. In MICRO-35, Nov. 2002.
18. B. Mestan, E. Gunadi, and M. Lipasti. Physical Register Mining. In ISCA-31, Jun. 2004.
19. A. Moshovos and G. Sohi. Streamlining Inter-Operation Communication via Data Dependence Prediction. In MICRO-30, Dec. 1997.
20. S. Onder and R. Gupta. Load and Store Reuse using Register File Contents. In ICS-15, Jun. 2001.
21. V. Petric, A. Bracy, and A. Roth. Three Extensions to Register Integration. In MICRO-35, Nov. 2002.
22. A. Roth. Store Vulnerability Window (SVW): ReExecution Filtering for Enhanced Load Optimization. In ISCA-32, Jun. 2005.
23. A. Roth and G. Sohi. Register Integration: A Simple and Efficent Implementation of Squash Re-Use. In MICRO-33, Dec. 2000.
24. A. Roth and G. Sohi. Squash Reuse via a Simplified Implementation of Register Integration. JILP, 4, 2002.
25. A. Sudani and G. Sohi. Dynamic Instruction Reuse. In ISCA-24, Jun 1997.
26. L. Tran, N. Nelson, F. Ngai, S. Dropsho, and M. Huang. Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing. In ISPASS-2004, Mar. 2004.
27. S. Vassiliadis, J. Phillips, and B. Blaner. Interlock Collapsing ALUs. IEEE Transactions on Computers, Jul. 1993.