Speculative dynamic vectorization

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 271-280

  Pajuelo, Alex ^a   González, Antonio ^a   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DECODING; MATHEMATICAL TRANSFORMATIONS; MULTIMEDIA SYSTEMS;

MEMORY ACCESSES; SPECULATIVE DYNAMIC ARCHITECTURE;

PROGRAM COMPILERS;

EID: 0036287358     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. Automatic translation of fortran programs to vector forms
2. DIVA: A reliable substrate for deep submicron microarchitecture design
3. Memory address prediction for data speculation
4. A survey of compiler optimization techniques
5. Initial results on the performance and cost of vector microprocessors
6. Widening resources: A cost-effective technique for aggressive ILP architectures
7. On high-bandwidth data cache design for multi-issue processors
8. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors
9. A study of control independence in superscalar processors
10. Control independence in trace processors
11. The cray-I computer system
12. Vector instructions set support for conditional operations
13. Dynamic instruction reuse
14. Control speculation in multithread processors through dynamic loop detection
15. Concurrency extraction via hardware methods executing the static instruction stream
16. Dynamic vectorization: A mechanism for exploiting far-flung ILP in ordinary programs
17. Power2
18. High bandwidth on-chip cache design
19. Supercompilers for parallel and vector processors