Compilation, architectural support, and evaluation of SIMD graphics pipeline programs on a general-purpose CPU

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2003-January, Issue , 2003, Pages 135-145

  Breternitz, M ^a   Hum, H ^a   Kumar, Sanjeev ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COLOR IMAGE PROCESSING; PARALLEL ARCHITECTURES; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROGRAM PROCESSORS;

ARCHITECTURAL SUPPORT; COMPILER OPTIMIZATIONS; COMPUTING WORKLOADS; GRAPHICS PIPELINE; GRAPHICS PROGRAMS; MEDIA PROCESSING; MEMORY ACCESS; PROGRAMMABLE GRAPHICS PROCESSORS;

PROGRAM COMPILERS;

EID: 84968883473     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2003.1238010     Document Type: Conference Paper

References (21)

1. G. Chaitin. Register allocation and spilling via graph coloring. In SIGPLAN Conference on Programming Language Design and Implementation, 1982.
2. J. H. Clark. The geometry engine: A vlsi geometry system for graphics. In SIGGRAPH, 1982.
3. K. Diefendorff and P. K. Dubey. How multimedia workloads will change processor design. In IEEE Micro, 1997.
4. R. Fosner. Directx 6.0 goes ballistic with multiple new features and much faster code. In Microsoft Systems Journal, Jan 1999.
5. J. Goodman and W.-C. Hsu. Code scheduling and register allocation in large basic blocks. In ACM SuperComputing, 1988.
6. P. Hanrahan and J. Lawson. A language for shading and lighting calculations. In SIGGRAPH, 1990.
7. B. K. Holmer. Automatic design of computer instruction sets. In MICRO 27, 1994.
8. IdSoftware. Doom iii. In www.idsoftware.com, 2002.
9. M. Lam. Software pipelining: An effective scheduling technique for vliw machines. In SIGPLAN Conference on Programming Language Design and Implementation, 1988.
10. E. Lindholm, M. J. Kligard, and H. Moreton. A user-programmable vertex engine. In International Conference on Computer Graphics and Interactive Techniques, 2001.
11. W. R. Mark and K. Proudfoot. Compiling to a vliw fragment pipeline. 2001.
12. Microsoft. http://www.microsoft.com/windows/directx/. 2002.
13. N. Moreano, G. Araujo, Z. Huang, and S. Malik. Datapath merging and interconnection sharing for reconfigurable architectures. In Proc. of the 15th. ACM/IEEE International Symposium on System Synthesis, 2002.
14. A. Peleg and U. Weiser. Mmx technology extension to the intel architecture. In IEEE Micro, June 1996.
15. M. Phillip, K. Diefendorff, P. Dubey, R. Hochsprung, B. Olsson, and H. Scales. Altivec technology: Accelerating media processing across the spectrum. In HOTCHIPS X, Aug 1998.
16. P. Ranganathan, S. Advi, and N. P. Jouppi. Performance of image and video processing with general-purpose processors and media isa extensions. In ISCA, Sep 1999.
17. S. Thakkar and T. Huff. The internet streaming simd extensions. In Intel Technology Journal, 2nd quarter 1999.
18. S. Tjiang. http://www.ee.princeton.edu/spam/. 2002.
19. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He. Vis speeds new media processing. In IEEE Micro, Aug 1996.
20. I. Wald, P. Slusallek, C. Benthin, and M. Wagner. Interactive rendering with coherent ray tracing. In Computer Graphics Forum 20, 2001.
21. R. Zohar. Personal communication. 2003.