X-filter: Filtering unknowns from compacted test responses

Proceedings - International Test Conference

Volumn 2005, Issue , 2005, Pages 1090-1098

  Sharma, Manish ^a   Cheng, Wu Tung ^a  

^a MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CORRECTING CODES; TEST RESPONSE; X-FILTER;

CODES (SYMBOLS); EQUIPMENT TESTING; ERROR CORRECTION; ERROR DETECTION;

AUTOMATIC TESTING;

EID: 33847150425     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2005.1584076     Document Type: Conference Paper

References (26)

1. J.H. Patel and S. Lumetta and S.M. Reddy, Application of Saluja-Karpovsky Compactors to Test Responses with Many Unknowns, Proc. IEEE VLSI Test Symp., pp. 107-112, 2003.
2. S. Mitra and K.S. Kim, X-Compact: An Efficient Response Compaction Technique, IEEE Trans. CAD, Vol. 23, Issue 3, pp. 421-432, March 2004.
3. P. Wohl and L. Huisman, Analysis and Design of Optimal Combinational Compactors, Proc. IEEE VLSI Test Symp., pp. 101-106, 2003.
4. J. Rajski, J Tyszer, C. Wang and S. Reddy, Convolutional Compaction of Test Responses, Proc. IEEE International Test Conference, pp. 745-754, 2003.
5. Chen Wang, S.M. Reddy, I. Pomeranz, J. Rajski and J. Tyszer, On compacting test response data containing unknown values, Proc. International Conference on Computer Aided Design, pp. 855-862, 2003.
6. O. Sinanoglu, and A. Orailoglu, Parity-based output compaction for core-based SOCs, Proc. European Test Workshop, pp. 15-20, 2003.
7. B. Konemann, J. Mucha and G. Zwiehoff, Built-in logic block observation technique, Proc. IEEE International Test Conference, pp. 37-41, 1979.
8. C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller, and B. Koenemann, OPMISR: The foundation for compressed ATPG vectors, Proc. IEEE International Test Conference, pp. 748-757, 2001.
9. P. Wohl, J.A. Waicukauski and S. Patel, Scalable selector architecture for X-tolerant deterministic BIST, Proc. Design Automation Conference, pp. 934-939, 2004.
10. K. Chakrabarty, Zero-aliasing space compaction using linear compactors with bounded overhead IEEE Trans. Computer-Aided Design, vol. 17, pp. 452-457, May 1998.
11. K. Chakrabarty and J.P. Hayes, Test Response Compaction Using Multiplexed Parity Trees, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 11, pp. 1399-1408, Nov. 1996.
12. B. Pouya and N. Touba, Synthesis of Zero-Aliasing Space Elementary-Tree Space Compactors, Proc. IEEE VLSI Test Symp., pp. 70-77, 1998.
13. O. Sinanoglu, and A. Orailoglu Efficient construction of aliasing-free compaction circuitry IEEE Micro, Volume: 22, Issue: 5, pp. 82-92, Sept.-Oct. 2002
14. K. K. Saluja and M. Karpovsky, Testing computer hardware through data compression in space and time, Proc. IEEE International Test Conference, pp. 83-89, 1983.
15. S. Lumetta and S. Mitra, X-codes: Error control with unknowable inputs, Proc. Int. Symp. Inform. Theory, p. 102, 2003.
16. V. Chickermane, B. Foutz and B. Keller, Channel Masking Synthesis for Efficient On-Chip Test Compression, Proc. IEEE International Test Conference, pp. 452-461, 2004.
17. R. Blahut, Algebraic Codes for Data Transmission, Cambridge University Press.
18. J. Rajski et al., Embedded deterministic test for low cost manufacturing test, Proc. IEEE International Test Conference, pp. 301-310, 2002.
19. I. Hamzaoglu and J. H. Patel, Reducing test application time for full scan embedded cores, Proc. Int. Symp. Fault-Toler. Comput., pp. 260-267, 1999.
20. E. H. Volkerink, A. Khoche, and S. Mitra, Packet-based test data compression techniques, Proc. IEEE International Test Conference, pp. 154-163, 2002.
21. P. Wohl, J. A. Waicukauski, S. Patel, and M. B. Amin, Efficient compression and application of deterministic patterns in a logic BIST architecture, Proc. Design Automation Conf., pp. 566-569, 2003.
22. A. Jas, B. Pouya and N. A. Touba, Virtual Scan Chains: A Means for Reducing Scan Length in Cores, Proc. VLSI Test Symposium, pp. 73-78, 2000.
23. I. Bayraktaroglu and A. Orailoglu Test volume and application time reduction through scan chain concealment. Proceedings IEEE Design Automation Conference, pp. 151-155, 2001.
24. A. Chandra and K. Chakrabarty, Frequency-Directed Run Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression Proc. IEEE VLSI Test Symp., pp. 42-47, 2001.
25. B. Koenemann, C. Barnhart, B. Keller, T. Snethen, O. Farnsworth, and D. Wheater, A SmartBIST variant with guaranteed encoding, Proc. IEEE Asian Test Symp., pp. 325-330, 2001.
26. C.V. Krishna and N.A. Touba, 3-Stage Variable Length Continuous-Flow Scan Vector Decompression Scheme, Proc. IEEE VLSI Test Symp., pp. 79-86, 2004.