Technology-migratable ASIC library design

IBM Journal of Research and Development

Volumn 40, Issue 4, 1996, Pages 377-385

  Bednar, T R ^a   Piro, R A ^a   Stout, D W ^a   Wissel, L ^a   Zuchowski, P S ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONICS PACKAGING; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS; MICROELECTRONICS;

LIBRARY DEVELOPMENT; LOGIC FUNCTIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0030196869     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.404.0377     Document Type: Article

References (10)

1. D. L. Wheater, P. Nigh, J. T. Mechler, and L. Lacroix, "ASIC Test Cost/Strategy Trade Offs," Proceedings of the IEEE International Test Conference, 1994, pp. 93-102.
2. R. W. Bassett, M. E. Turner, J. H. Panner, P. S. Gillis, S. F. Oakland, and D. W. Stout, "Boundary-Scan Design Principles for Efficient LSSD ASIC Testing," IBM J. Res. Develop. 34, 339-354 (1990).
3. R. W. Bassett, B. J. Butkus, S. L. Dingle, M. R. Faucher, P. S. Gillis, J. H. Panner, J. G. Petrovick, and D. L. Wheater, "Low Cost Testing of High Density Logic Components," IEEE Design & Test of Computers 7, 15-28 (April 1990).
4. J. J. Engel, T. S. Guzowski, A. Hunt, D. E. Lackey, L. D. Pickup, R. A. Proctor, K. Reynolds, A. M. Rincon, and D. R. Stauffer, "Design Methodology for IBM ASIC Products," IBM J. Res. Develop. 40, 387-406 (1996, this issue).
5. C. W. Koburger III, W. F. Clark, J. W. Adkisson, E. Adler, P. E. Bakeman, A. S. Bergendahl, A. B. Botula, W. Chang, B. Davari, J. H. Givens, H. H. Hansen, S. J. Holmes, D. V. Horak, C. H. Lam, J. B. Lasky, S. E. Luce, R. W. Mann, G. L. Miles, J. S. Nakos, E. J. Nowak, G. Shahidi, Y. Taur, F. R. White, and M. R. Wordeman, "A Half-Micron CMOS Logic Generation," IBM J. Res. Develop. 39, 215-227 (1995).
6. R. Gregor, C. Ng, J. Libous, E. Carter, R. Beaudoin, A. Chu, D. Grindel, J. Kinney, M. Lee, L. Mentes, J. Oppold, M. Russel, A. Secor, and G. Yenik, "A One Million Circuit CMOS ASIC Logic Family," Proceedings of the IEEE Custom Integrated Circuits Conference, 1993, pp. 23.1.1-23.1.4.
7. Larry Wissel, Douglas Stout, and Nathan Buck, "Gate Array Library Design Using Local Interconnect," Proceedings of the IEEE Custom Integrated Circuits Conference, 1996, pp. 23.5.1-23.5.4.
8. R. Hornung, M. Bonneau, B. Waymel, J. Fiore, E. Gould, R. Piro, J. Martin, L. McAllister, and S. Tom, "A Versatile VLSI Design System for Combining Gate Array and Standard Cell Circuits on the Same Chip," presented at the IEEE Custom Integrated Circuits Conference, May 4-7, 1987.
9. J. H. Panner, R. P. Abato, R. W. Bassett, K. M. Carrig, P. S. Gillis, D. J. Hathaway, and T. W. Sehr, "A 300K-Circuit ASIC Logic Family CAD System," Technical Bulletin TR-19.90507, IBM Microelectronics Division, Essex Junction, Vermont, February 1990.
10. Robert L. Barry, John D. Chickanosky, Francesco M. Masci, Ronald A. Piro, Steven F. Oakland, Michael R. Ouellette, Douglas W. Kemerer, Maria R. Noack, and William C. Leipold, "A High-Performance ROM Compiler for 0.50 μm and 0.36 μm CMOS Technologies," presented at the IEEE International ASIC Conference and Exhibit, September 18-22, 1995.