|
Volumn , Issue , 1996, Pages 847-850
|
A High Performance 0.25 pm Logic Technology Optimized for 1.8V Operation
a a a a a a a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER CIRCUITS;
ELECTRIC CURRENTS;
ELECTRIC RESISTANCE;
GATES (TRANSISTOR);
LITHOGRAPHY;
MOSFET DEVICES;
OPTIMIZATION;
RANDOM ACCESS STORAGE;
SEMICONDUCTOR DOPING;
SEMICONDUCTOR STORAGE;
SILICON NITRIDE;
TITANIUM COMPOUNDS;
TRANSCONDUCTANCE;
CELL-SIZE;
HIGH ASPECT RATIO;
LOGIC TECHNOLOGY;
LOW POWER;
METAL LINE;
PERFORMANCE;
PLANARIZATION;
ASPECT RATIO;
INTEGRATED CIRCUIT MANUFACTURE;
LOGIC TECHNOLOGY;
PLANARIZATION;
SHALLOW TRENCH ISOLATION;
SURFACE CHANNEL EFFECT;
|
EID: 0030383519
PISSN: 01631918
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/IEDM.1996.554112 Document Type: Conference Paper |
Times cited : (63)
|
References (56)
|