|
Volumn , Issue , 1998, Pages 42-43
|
Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITANCE;
COPPER;
CROSSTALK;
DIELECTRIC MATERIALS;
INTEGRATED CIRCUIT LAYOUT;
ULSI CIRCUITS;
INTERCONNECT SCALING;
CMOS INTEGRATED CIRCUITS;
|
EID: 0031645246
PISSN: 07431562
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (44)
|
References (7)
|