Analog performance of double gate SOI transistors

International Journal of Electronics

Volumn 93, Issue 1, 2006, Pages 1-18

  Alam, M S ^a   Lim, T C ^b   Armstrong, G A ^b  

^a ALIGARH MUSLIM UNIVERSITY   (India)

^b QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; GATES (TRANSISTOR); TRANSISTORS;

ANALOG PERFORMANCE; GATE LENGTH; PARASITIC RESISTSNCE; TRANSISTOR OPERATION;

SILICON ON INSULATOR TECHNOLOGY;

EID: 29244451571     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210500296625     Document Type: Article

References (30)

1. M.S. Alam, "RF Modelling of deep sub-micron CMOS and heterojunction bipolar transistor for wireless communication systems", PhD thesis, Queen's University of Belfast, UK (2002).
2. M.S. Alam and G.A. Armstrong, "Extrinsic parameter extraction and RF modelling of CMOS," Solid-State Electronics, 48, pp. 669-674, 2004.
3. ATLAS User's Manual-Device Simulation Software: SILVACO International Inc, 2004.
4. S. Balasubramanian, L. Chang, B. Nikolic and T.-J. King, "Circuit-performance implications for double-gate MOSFET scaling below 25 nm", in Proc. Silicon Nano Electronics Workshop, pp. 16-17, June 2003.
5. A. Bansal, B.C. Paul and K. Roy, "Modelling and optimization of fringing capacitance of nanoscale DGMOS devices", IEEE Trans. Electron Devices, 52, pp. 256-262, 2005.
6. C.F. Beranger, T. Skotnicki, S. Monfray, N. Carriere and F. Boeuf, "Requirements for ultra-thin devices and new materials for the CMOS roadmap", Solid-State Electronics, 48, pp. 961-967, 2004.
7. H.M.J. Boots, G. Doornbos and A. Heringa, "Scaling of characteristics frequencies in RF CMOS", IEEE Trans. Electron Devices, 50, pp. 2102-2108, 2004.
8. Q. Chen, B. Agrawal and J.D. Meindl, "A comprehensive analytical subthreshold swing (S) model for double gate devices", IEEE Trans. Electron Devices, 49, pp. 1086-1090, 2002.
9. Q. Chen, E.M. Harell II and J.D. Meindl, "A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs", IEEE Trans. Electron Devices, 50, pp. 1631-1637, 2003.
10. G. Dambrine, C. Raynaud, D. Lederer, M. Dehan, O. Rozeaux, M. Vanmackelberg, F. Danneville, S. Lepilliet and J.-P. Raskin, "What are the limiting parameters of deep-submicron MOSFETs for high frequency applications?", IEEE Electron Device Letters, 24, pp. 189-191, 2003.
11. B. Doris, "Device design considerations for ultra-thin SOI MOSFETs", IEDM, pp. 631-634, 2003.
12. S. Eminente, M. Alessandrini and C. Fiegnahang, "Comparative analysis of the RF and noise performance of bulk and single-gate ultra-thin SOI MOSFETs by numerical simulation", Solid-State Electronics, 48, pp. 543-549, 2004.
13. T. Ernst, S. Cristoloveanu, G. Ghibaudo and T. Ouisse, "Ultimate thin double-gate SOI MOSFETs", IEEE Trans. Electron Devices, 50, pp. 830-838, 2003.
14. J.G. Fossum, L. Ge and M.H. Chiang,"Speed superiority of scaled double-gate CMOS", IEEE Trans. Electron Devices, 49, pp. 808-811, 2002.
15. J.G. Fossum, M.M. Chowdhury, V.P. Trivedi, T.J. King, Y.K. Choi, J. An and B. Yu, "Physical insight on design and modelling of nanoscale FinFETs", IEEE IEDM, pp. 679-682, 2003.
16. International Technology Road Maps for Semiconductor (ITRS) 2003 edition, available from http://public.itrs.net
17. N.D. Jankovic and G.A. Armstrong, "Performance comparison of double gate SOI MOSFETs on highly doped and near intrinsic layers", Microelectronics Journal, 35, pp. 647-654, 2004.
18. V. Kilchytska, "Influence of device engineering on the analog and RF performances of SOI MOSFETs", IEEE Trans. Electron Devices, 50, pp. 577-588, 2003.
19. K. Kim, J.G. Fossum and C.T. Chuang, "Process/physics-based threshold voltage for nano-scaled double gate devices", Int. Journal of Electronics, 91, pp. 139-148, 2004.
20. T.H. Lee, The design of CMOS radio frequency integrated circuits, Cambridge University Press, 2004.
21. T.C. Lim and G.A. Armstrong, "Parameter sensitivity for optimal design of 65 nm node double gate SOI transistors", Solid-State Electronics, 49, pp. 1034-1043, 2005.
22. R.J. Luyken, M. Stadele, W. Rosner, T. Schulz, J. Hartwich, L. Dreeskornfeld and L. Risch, "Perspectives of fully-depleted SOI transistors down to 20 nm gate length", IEEE International SOI Conference, pp. 137-139, October 2002.
23. R.J. Luyken, T. Schulz, J. Hartwich, L. Dreeskornfeld, M. Städele and W. Rösner, "Design considerations for fully depleted SOI transistors in the 25-50 nm gate length regime", Solid-State Electronics, 47, pp. 1199-1203, 2003.
24. K. Narsimhulu, M.P. Desai, S.G. Narendra and V. Ramgopal Rao, "The effect of LAC doping on submicrometer transistor capacitances and its influence on device RF performance", IEEE Trans. Electron Devices, 51, pp. 1416-1423, 2004.
25. M.A. Pavanello, J.A. Martino and D. Flandre, "Analog circuit design using graded-channel silicon-on-insulator nMOSFETs", Solid-State Electronics, 46, pp. 1215-1225, 2002.
26. R.S. Shenoy and K.C. Saraswat, "Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs", IEEE Transaction On Nano Technology, 2, pp. 265-270, 2003.
27. H. Shang and M.H. White, "An ultra-thin midgap gate FDSOI MOSFET", Solid-State Electronics, 44, pp. 1621-1625, 2000.
28. S.S. Suryagandh, M. Garg and J.C.S. Woo, "A device design methodology for sub-100-nm SOC applications using bulk and SOI MOSFETs", IEEE Trans. Electron Devices, 51, pp. 1122-1128, 2004.
29. V.P. Trivedi and J.G. Fossum, "Scaling fully depleted SOI CMOS", IEEE Trans. Electron Device, 50, pp. 2095-2103, 2003.
30. M. Wong and X. Shi, "On the threshold volatge of symmetrical DG MOS capacitor with intrinsic silicon body", IEEE Tran. Electron Devices, 51, pp. 1600-1604, 2004.