Power complexity of multiplexer-based optoelectronic crossbar switches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 13, Issue 5, 2005, Pages 604-617

  Szymanski, Ted H ^a   Wu, Honglin ^a   Gourgy, Amir ^a  

^a MCMASTER UNIVERSITY   (Canada)

Author keywords

Broadcast; CMOS; Crossbar; Optical; Optoelectronic; Power; Switch; Terabit; VCSEL; VLSI

Indexed keywords

BROADCASTING; CMOS INTEGRATED CIRCUITS; CROSSBAR EQUIPMENT; ELECTRIC INVERTERS; LOCAL AREA NETWORKS; MICROPROCESSOR CHIPS; MULTIPLEXING EQUIPMENT; OPTIMIZATION; OPTOELECTRONIC DEVICES; SWITCHES; VLSI CIRCUITS;

BROADCASTS; CMOS; CROSSBARS; OPTICAL; POWER; TERABIT; VCSEL; VLSI;

OPTICAL SWITCHES;

EID: 18744374629     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2005.844285     Document Type: Article

References (49)

1. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap," IEEE J. Sel. Topics Quantum Electron., vol. 2, no. 1, pp. 55-76, Apr. 1996.
2. MEL-ARI Technology Roadmap Optoelectronic Interconnects for Integrated Circuits (1999, Sep.). [Online]. Available: http://www.cordis.lu/esprit/src/ melop-rm.htm
3. T. Mudge, "Power: A first class architectural design constraint," IEEE Computer, pp. 52-58, May 2001.
4. A. Alan et al., "2001 technology roadmap for semiconductors," IEEE Computer, pp. 42-53, Jan. 2002.
5. TQ8033 Data Sheet [Online]. Available: www.triquint.com
6. 3.6 Gb/s 144 x 144 Crosspoint Switch Datasheet, VSC3140 [Online]. Available: www.vitesse.com
7. K. Yun, "A terabit multiservice switch," IEEE Micro, vol. 21, no. 1, pp. 58-70, Jan.-Feb. 2001.
8. T. Wu, C.-Y. Ying, and M. Hamdi, "A 2 Gb/s 256 x 256 CMOS crossbar switch fabric core design using pipelined MUX," in Proc. IEEE Int. Symp. Circuits and Syst., vol. 2, May 2002, pp. 568-571.
9. K.-Y. K. Chang, S.-T. Chuang, N. McKeown, and M. Horowitz, "A 50 Gb/s 32 x 32 CMOS crossbar chip using asymmetric serial links," in Proc. IEEE 1999 Symp. VLSI Circuits, Jun. 1999, pp. 17-19.
10. J. Chang, S. Ravi, and A. Raghurathan, "Flexbar: A crossbar switching fabric with improved performance and utilization," in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 405-408.
11. J. G. Delgado-Frias et al., "A VLSI crossbar switch with wrapped wave front arbitration," IEEE Trans. Circuits Syst. I, Fundam. Theory Applicat., vol. 50, no. 1, pp. 135-141, Jan. 2003.
12. F. M. Chiussi and A. Francini, "Scalable electronic packet switches," IEEE J. Sel. Areas Comm., vol. 21, no. 4, pp. 486-500, May 2003.
13. A. V. Krishnamoorthy et al., "The AMOEBA switch: An optoelectronic switch for multiprocessor networking using dense-WDM," IEEE J. Sel. Topics Quantum Electron., vol. 5, no. 2, pp. 261-275, Mar. 1999.
14. T. H. Szymanski, M. Saint-Laurent, V. Tyan, A. Au, and B, Supmonchai, "Field programmable logic devices with optical I/O," in OSA Appl. Opt,-Inform. Process., Feb. 10, 2000, pp. 721-732.
15. T. H. Szymanski, "Design principles for practical self-routing nonblocking switching networks with O(N log N) bit complexity," IEEE Trans. Comput., vol. 46, no. 10, pp. 1057-1069, Oct. 1997.
16. A. Kirk, D. Plant, T. H. Szymanski, Z. Vranesic, J. Trezza, F. Tooley, D. Rolston, M. Ayliffe, F. Lacroix, B. Robertson, E. Bernier, D. Brosseau, F. Michael, and E. Chuah, "A modulator-based multistage free-space optical interconnect system," OSA Appl. Opt. - Inform. Process., vol. 42, no. 14, pp. 2465-2481, May 2003.
17. T. H. Szymanski and H. S. Hinton, "Optoelectronic smart pixel array for a reconfigurable intelligent optical interconnect," U.S. Patent 6016211, Jan. 18, 2000.
18. T. H. Szymanski, A. Au, M. LafreniereRoula, V. Tyan, B. Supmonchai, J. Wong, B. Zerrouck, and T. Obenaus, "Terabit optical LANs for multiprocessing systems" OSA Appl. Opt. - Inform. Process., pp. 264-275, Jan. 1998.
19. O. Kibar, P. J. Marchand, and S. C. Esener, "High-speed CMOS switch designs for free-space optoelectronic MINs," in IEEE Trans. VLSI Syst., vol. 6, Sep. 1998, pp. 372-386.
20. T. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," in Proc. 39th IEEE Design Automation Conf., Jun. 2002, pp. 524-529.
21. E. Geethanali, V. Narayanan, and M. J. Irwin, "An analytical power estimation model for crossbar interconnects," in Proc. 15th Annu. IEEE Int. ASIC/SOC Conf., Sep. 2002, pp. 119-123.
22. D. Langen, A. Brinkmann, and U. Ruckert, "High level estimation of the area and power consumption of on-chip interconnects," in Proc. 13th Annu. IEEE Int. Conf. ASIC/SOC, Sep. 2000, pp. 297-301.
23. M. J. Smith, Application-Specific Integrated Circuits. Boston, MA: Addison-Wesley, 1997.
24. Paroli Optical Link Datasheet (V23814, V23815) (2002, July). [Online]. Available: www.Infineon.com
25. Z. Mao and T. H. Szymanski, "A 4 Gb/s fully differential analog dual delay locked loop clock/data recovery circuit," in IEEE Int. Conf. Electronics, Circuits, and Systems, Nov. 2003, pp. 559-562.
26. E. Yeung and M. A. Horowitz, "A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation," IEEE J. Solid-Stale Circuits, vol. 35, no. 11, pp. 1619-1628, Nov. 2000.
27. K. M. Geib, K. D. Choquette, D. K. Serkland, A. A. Allerman, and T. W. Hargett, "Fabrication and performance of two-dimensional matrix addressable arrays of integrated vertical-cavity lasers and resonant cavity photodetectors," IEEE J. Sel. Topics Quantum Electron., vol. 8, no. 4, pp. 943-947, Jul.-Aug. 2002.
28. M. Ochiai, K. L. Lear, V. M. Hietala, H. Q. Hou, and H. Temkin, "Modulation properties of high-speed vertical cavity surface emitting lasers," in Proc. 5th Device Research Conf. Dig., Jun. 1997, pp. 102-103.
29. T. Knodl, H. Choy, J. Pan, R. King, R. Jager, G. Lullo, J. Ahadian, R. Ram, C. Fonstad Jr., and K. Ebeling, "RCE photodetectors based on VCSEL structures," IEEE Photon. Technol. Lett., vol. 11, no. 10, pp. 1289-1291, Oct. 1999.
30. D. V. Plant, M. B. Venditti, E. Laprise, J. Faucher, K. Razavi, M. Chateauneuf, A. G. Kirk, and J. S. Ahearn, "256 channel bi-directional optical interconnect using VCSELs and photodiodes on CMOS," J. Lightw. Technol., vol. 19, no. 11, pp. 1093-1103, Nov. 2001.
31. F. E. Kiamilev and A. V. Krishnamoorthy, "A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry," IEEE J. Sel. Topics Quantum Electron., vol. 5, no. 2, pp. 287-295, Mar.-Apr. 1999.
32. F. E. Kiamilev, "A 500 Mb/s 10/32 channel, 0.5 μm CMOS VCSEL driver with built-in self-test and clock generation circuitry," in Proc. 1998 IEEE Lasers and Electro-Optics Society Annu. Meeting, vol. 1, Dec. 1998, pp. 168-169.
33. G. J. Simonis et al, "1 Gb/s VCSEL/CMOS flip-chip 2-D-array interconnects and associated diffractive optics" in Proc. 6th Int. Conf. Parallel Interconnects, Oct. 1999, pp. 43-51.
34. T. K. Woodward and A. V. Krishnamoorthy, "1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies," IEEE J. Sel. Topics Quantum Electron., vol. 5, no. 2, pp. 146-156, Mar.-Apr. 1999.
35. _, "1 Gb/s CMOS photoreceiver with integrated detector driving at 850 nm," Electron. Lett., vol. 34, no. 12, pp. 1252-1253, 1998.
36. T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, J. E. Cunningham, R. E. Leibenguth, and W. Y. Jan, "l Gb s single beam smart-pixel receiver transmitter realized in hybrid MQW-CMOS OE-VLSI technology," in Proc. IEEE/LEOS Summer Topical Meeting Smart Pixels, Monterey, CA, Jul. 1998, pp. 23-24.
37. G. P. Agrawal, Fiber-Optic Communication Systems. New York: Wiley, 2002.
38. T. H. Szymanski and V. Tyan, "Error and flow control for a terabit freespace optical backplane," IEEE J. Sel. Topics Quantum Electron., pp. 339-352, Mar.-Apr. 1999.
39. T. H. Szymanski, "Optical link optimization using embedded forward error correction," IEEE J. Sel. Topics Quantum Electron., no. 6, pp. 647-656, Nov.-Dec. 2003.
40. _, "Bandwidth optimization of optical datalinks using error control codes," in OSA Appl. Opt. - Inform. Process., Apr. 10, 2000, pp. 1761-1775.
41. N. McKeown, "The iSLIP scheduling algorithm for input-queued switches," IEEE/ACM Trans. Networking, vol. 7, no. 2, pp. 188-201, Apr. 1999.
42. X. Zhang and L. N. Bhuyan, "Deficit round robin scheduling for input-queued switches," IEEE J. Sel. Areas Commun., vol. 21, no. 4, pp. 584-594, May - Apr. 2003.
43. VST 0.18-μm CMOS Standard Cell Library (2002). [Online]. Available: www.tsmc.com
44. 0.35-μm CMOS Standard Cell Library [Online]. Available: www.amis.com
45. MOSIS Scalable CMOS Technology Design Rules, MOSIS Integrated Circuit Fabrication Service [Online]. Available: www.mosis.com
46. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Boston, MA: Addison-Wesley, 2001.
47. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/s- per-pin operation in 0.35 um CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 706-711, Apr. 2001.
48. DS90LV011A/048A Data Sheet [Online]. Available: http://www.national.com
49. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 2nd ed. San Francisco, CA: Morgan Kaufmann, 2003.