Deficit round-robin scheduling for input-queued switches

IEEE Journal on Selected Areas in Communications

Volumn 21, Issue 4, 2003, Pages 584-594

  Zhang, Xiao ^a   Bhuyan, Laxmi N ^a  

^a University of California Riverside   (United States)

Author keywords

Fair scheduling; Input queued crossbar switch; Quality of service (QoS)

Indexed keywords

ALGORITHMS; PACKET NETWORKS; QUALITY OF SERVICE; ROUTERS; SCHEDULING; SWITCHING NETWORKS; TELECOMMUNICATION TRAFFIC;

CROSSBAR SWITCHES;

QUEUEING NETWORKS;

EID: 0037947381     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSAC.2003.810495     Document Type: Article

References (22)

1. Cisco 12000 Series - Internet Routers [Online]. Available: http://www.cisco.com
2. C. Partridge et al., "A 50-Gb/s IP router," IEEE/ACM Trans. Networking, vol. 6, no. 3, pp. 237-248, June 1998.
3. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queuing algorithm," J. Internetworking Research and Experience, vol. 1, no. 1, pp. 3-26, Sept. 1990.
4. A. K. Parekh and R. G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: the single-node case," IEEE/ACM Trans. Networking, vol. 1, pp. 344-357, June 1993.
5. L. Zhang, "VirtualClock: a new traffic control algorithm, for packet-switched networks," ACM Trans. Computer Systems, vol. 9, pp. 101-124, 1991.
6. M. Shreedhar and G. Varghese, "Efficient fair queuing using deficit round robin," in Proc. SIGCOMM, Boston, MA, Aug. 1995.
7. 2Q: worst-case fair weighted fair queueing," in Proc. IEEE INFOCOM '96, San Francisco, CA, Mar. 1996, pp. 120-128.
8. N. Ni and L. N. Bhuyan, "Fair scheduling and buffer management in internet routers," in Proc. IEEE INFOCOM, New York, June 2002, pp. 1141-1150.
9. Y. Tamir and G. Frazier, "High performance multi-queue buffers for vlsi communication switches," in Proc. 15th Ann. Symp. Computer Architecture, June 1988, pp. 343-354.
10. D. Stiliadis and A. Varma, "Providing bandwidth guarantees in an input-buffered crossbar switch," in Proc. IEEE INFOCOM, 1995, pp. 960-968.
11. T. E. Anderson, S. S. Owicki, J. B. Saxe, and C. P. Thacker, "High speed switch scheduling for local area networks," ACM Trans. Comput. Syst., vol. 11, no. 4, pp. 319-352, Nov. 1993.
12. N. McKeown, "The iSLIP scheduling algorithm for input-queued switches," IEEE/ACM Trans. Networking, vol. 7, pp. 188-201, Apr. 1999.
13. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in IEEE INFOCOMM, vol. 1, San Francisco, CA, Mar. 1996, pp. 296-302.
14. A. Mekkittikul and N. McKeown, "A practical scheduling algorithm to achieve 100% throughput in input-queued switches," in IEEE INFOCOM, vol. 2, San Francisco, CA, Apr. 1998, pp. 792-799.
15. M. A. Marsan, A. Bianco, E. Leonardi, and L. Milia, "RPA: a flexible scheduling algorithm for input buffered switches," IEEE Trans. Commun., vol. 47, pp. 1921-1933, Dec. 1999.
16. P. Giaccone, D. Shah, and B. Prabhakar, "An implementable parallel scheduler for input-queued switches," IEEE Micro, vol. 22, pp. 19-25, Jan./Feb. 1999.
17. M. A. Marsan, A. Bianco, P. Giaccone, E. Leonardi, and F. Neri, "Packet scheduling in input-queued cell-based switches," in IEEE INFOCOM, vol. 2, 2001, pp. 1085-1094.
18. NLANR Network Traffic Packet Header Traces [Online]. Available: http://pma.nlanr.net/Traces/
19. S. S. Kanhere, H. Sethu, and A. B. Parekh, "Fair and efficient packet scheduling using elastic round robin," IEEE Trails. Parallel and Distributed Systems, vol. 13, pp. 324-336, Mar. 2002.
20. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz, "The tiny tera: A packet switch core," IEEE Micro, pp. 26-33, Jan./Feb. 1997.
21. C. S. Chang, D. S. Lee, and Y. S. Jou, "Load balanced Birkhoff-von Neumann switches, part I: one-stage buffering," Comput. Commun., vol. 25, pp. 611-622, 2002.
22. P. Gupta and N. McKeown, "Design and implementation of a fast crossbar scheduler," IEEE Micro, pp. 20-28, Jan./Feb. 1999.