A 2Gb/s 256*256 CMOS crossbar switch fabric core design using pipelined MUX

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2002, Pages

  Wu, Ting ^a   Tsui, Chi Ying ^a   Hamdi, Mounir ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL CIRCUITS; ELECTRIC CLOCKS; SWITCHING CIRCUITS; TREES (MATHEMATICS);

CLOCK CYCLE TIME; CLOCK FREQUENCY; SWITCH CORE;

CROSSBAR EQUIPMENT;

EID: 0036294821     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. A 64 * 17 non-blocking crosspoint switch
2. A single chip 64 * 16 broadband switch
3. VLSI implementation of a 256 * 256 crossbar interconnection network
4. A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems
5. A 50Gb/s 32 * 32 CMOS crossbar chip using asymmetric serial links
6. CMOS giabit-per-second switching
7. High-speed electrical signaling: Overview and limitations
8. Logical effort: Designing fast CMOS circuits
9. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems
10. Semi-dynamic and dynamic flip-flops with embedded logic
11. ATM in B-ISDN communication systems and VLSI realization
12. High speed crosspoint switches