SCOPUS 정보 검색 플랫폼

Computer

Volumn 34, Issue 4, 2001, Pages 52-58

Power: A first-class architectural design constraint

(1) Mudge, T a

a UNIVERSITY OF MICHIGAN (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; CONSTRAINT THEORY; ELECTRIC POWER UTILIZATION; INFORMATION TECHNOLOGY; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; POWER ELECTRONICS; SEMICONDUCTOR STORAGE;

COMPUTER POWER SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 0035311079 PISSN: 00189162 EISSN: None Source Type: Trade Journal
DOI: 10.1109/2.917539 Document Type: Article

Times cited : (360)

References (12)

1
- 0030243819
- Energy dissipation in general-purpose microprocessors
- IEEE Press, Piscataway, N.J.
- (1996) IEEE J. Solid-State Circuits , pp. 1277-1284
- Gonzalez, R.¹ Horowitz, M.²

2
- 0033696613
- Self-calibrating clocks for globally asynchronous locally synchronous systems
- IEEE CS Press, Los Alamitos, Calif.
- (2000) Proc. Int'l Conf. Computer Design , pp. 73-78
- Moore, S.¹

3
- 0031594012
- Pipeline gating: Speculation control for energy reduction
- IEEE Press, Piscataway, N.J.
- (1998) Proc. 25th Int'l Symp. Computer Architecture , pp. 132-141
- Manne, S.¹ Klauser, A.² Grunwald, D.³

4
- 0033889397
- Filtering memory references to increase energy efficiency
- IEEE CS Press, Los Alamitos, Calif.
- (2000) IEEE Trans. Computers , pp. 1-15
- Johnson, M.¹ Gupta, M.² Mangione, W.³

5
- 84893775814
- Address bus encoding techniques for system-level power optimization
- IEEE CS Press, Los Alamitos, Calif.
- (1998) Proc. 1998 Design Automation and Test in Europe (DATE 98) , pp. 861-866
- Benini, L.¹

6
- 0005284479
- Modifying VM hardware to reduce address pin requirements
- IEEE Press, Piscataway, N.J.
- (1992) Proc. 25th Int'l Symp. Computer Architecture , pp. 1-4
- Park, A.¹ Farrens, M.² Tyson, G.³

7
- 0034581378
- Reducing code size with run-time decompression
- IEEE CS Press, Los Alamitos, Calif.
- (2000) Proc. 6th Int'l Symp. High-Performance Computer Architecture , pp. 218-227
- Lefurgy, C.¹ Piccininni, E.² Mudge, T.³

8
- 0033671877
- Voltage scheduling in the lpARM microprocessor system
- IEEE CS Press, Los Alamitos, Calif.
- (2000) Proc. 2000 Int'l Symp. Low Power Electronics and Design , pp. 96-101
- Pering, T.¹ Burd, T.² Brodersen, R.³

9
- 0029193696
- Clustered voltage scaling technique for low-power design
- ACM Press, New York
- (1995) Int'l Symp. Low-Power Design , pp. 3-8
- Usami, K.¹ Horowitz, M.²

10
- 0005320209
- Architectural level power/performance optimization and dynamic power estimation
- T. Mudge, S. Manne, and D. Grunwald, eds., IEEE CS Press, Los Alamitos, Calif.
- (1999) Cool Chips Tutorial: An Industrial Perspective on Low-Power Processor Design , pp. 90-113
- Cai, G.¹ Lim, C.²

11
- 0033719421
- Wattch: A framework for architectural-level power analysis and optimizations
- IEEE Press, Piscataway, N.J.
- (2000) Proc. 27th Int'l Symp. Computer Architecture , pp. 83-94
- Brooks, D.¹ Tiwari, V.² Martonosi, M.³

12
- 0033700756
- Energy-driven integrated hardware-software optimizations using simplepower
- IEEE Press, Piscataway, N.J.
- (2000) Proc. 27th Int'l Symp. Computer Architecture , pp. 95-106
- Vijaykrishnan, N.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.