Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 2, Issue 1, 1996, Pages 55-76

  Krishnamoorthy, Ashok V ^{a,b,c,d,e,f,g,h}   Miller, David A B ^{a,b,f,g,h,i,j,k,l,m,n}  

^a IEEE

^b LUCENT TECHNOLOGIES   (United States)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^d UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^e UNIVERSITY OF CALIFORNIA   (United States)

^f Technical Staff

^g OPTICAL SOCIETY OF AMERICA   (United States)

^h Technical Staff ^*

ⁱ ANDREWS UNIVERSITY   (United States)

^j HERIOT WATT UNIVERSITY   (United Kingdom)

^k Adv Photonics Research Department

^l Stanford University   (United States)

^m DEFENSE ADVANCED RESEARCH PROJECTS AGENCY   (United States)

ⁿ AMERICAN PHYSICAL SOCIETY   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; HYBRID INTEGRATED CIRCUITS; LIGHT MODULATION; OPTICAL INTERCONNECTS; SEMICONDUCTING ALUMINUM COMPOUNDS; SEMICONDUCTING GALLIUM ARSENIDE; SIGNAL DETECTION; TRANSCEIVERS; VLSI CIRCUITS;

HYBRID INTEGRATION TECHNIQUES; OPTOELECTRONIC TRANSCEIVERS; PHOTONIC CHIP; TRANSCEIVER DEVICE ARRAYS;

INTEGRATED OPTOELECTRONICS;

EID: 0030114091     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/2944.541875     Document Type: Article

References (113)

1. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, 1993-1994, p. B2.
2. K. M. Johnson, M. A. Handschy, and L. A. Pagano-Stauffer, "Optical computing and image processing with ferroelectric liquid crystal," Opt. Eng., vol. 26, no. 5, pp. 385-391, 1987.
3. T. J. Drabik and M. A. Handschy, "Silicon VLSI/ferroelectric liquid crystal technology fro micropower optoelectronic computing devices," Appl Opt., vol. 29, no. 35, pp. 5220-5223, Dec. 1990.
4. M. J. Goodwin, C. J. K. Kirkby, A. D. Parsons, I. Bennion, and W. J. Stewart, "8×8 element PLZT/silicon spatial light modulator," Electron. Lett., vol. 25, p. 1260, 1989.
5. B. Mansoorian, V. Ozguz, C. Fan, and S. Esener, "Design and implementation of flip-chip bonded Si/PLZT smart pixels," in Proc. IEEE LEOS Summer Top. Meet, on Smart Pixels, Santa Barbara, CA, Aug. 1992, Paper MC2.
6. N. M. Jokerst, C. Camperi-Ginestet, B. Buchanan, S. Wilkenson, and M. A. Brooke, "Communication through stacked silicon circuitry using integrated thin film InP-based emitters and detectors," IEEE Photon. Technol. Lett., vol. 7, pp. 1028-1030, Sept. 1995.
7. J. L. Jewell, K. F. Huang, K. Tai, Y. H. Lee, R. J. Fischer, S. L. McCall, and A. Y. Cho, "Vertical cavity single quantum well laser," Appl. Phys. Lett., vol. 55, pp. 424-426, 1989.
8. R. Geels, S. Corzine, and L. Coldren, "InGaAs vertical-cavity surface emitting lasers," IEEE J. Quantum Electron., vol. 27, pp. 1359-1367, June 1991.
9. C. Edge, R. M. Ash, G. G. Jones, and M. J. Goodwin, "Flip-chip solder bond mounting of laser diodes," Electron. Lett., vol. 27, pp. 499-500, 1991.
10. S. Daryanani, H. Fathollahnejad, D. L. Mathine, R. Droopad, A. Kubes, and G. N. Maracas, "Integration of a single vertical-cavity surface emitting laser onto a CMOS inverter chip," Electron. Lett., vol. 31, no. 10, pp. 833-834, 1995.
11. D. A. B. Miller, D. S. Chemla, T. C. Damen, A. C. Gossard, W. Wiegmann, T. H. Wood, and C. A. Burrus, "Novel hybrid optically bistable switch: The quantum well self-electro-optic effect device," Appl. Phys. Lett., vol. 45, no. 1, pp. 13-15, 1984.
12. M. J. Goodwin, A. J. Moseley, M. Q. Kearley, R. C. Morris, C. J. G. Kirkby, J. Thomson, R. C. Goodfellow, and I. Bennion, "Optoelectronic component arrays for optical interconnection of circuits and subsystems," J. Lightwave Technol., vol. 9, pp. 1639-1645. Dec. 1991.
13. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, "GaAs 850 nm modulators solder-bonded to silicon," IEEE Photon. Technol. Lett., vol. 5, pp. 776-778, 1993.
14. C. Kyriakakis, Z. Karim, A. R. Tanguay, Jr., R. F. Cartland, A. Madhukar, S. Piazolla, B. K. Jenkins, C. B. Kuznia, A. A. Sawchuk, and C. Von der Malsburg, "Photonic implementations of neural networks," Tech. Dig. OSA Top. Meet. Optical Computing, Salt Lake City, UT, Mar. 1995, pp. 128-130.
15. M. Hansen, D. Shih, C. Fan, and S. Esener, "16 × 16 SLM with silicon CMOS drivers and III-V modulators," in Proc. OSA Top. Meet. Spatial Light Modulators and Applications, Salt Lake City, UT, Mar. 1995, pp. 5-8.
16. T. L. Worchesky. K. J. Ritter, R. Martin, and B. Lane, "Large arrays of spatial light modulators hybridized to silicon integrated circuits," Appl. Opt., vol. 35, no. 8, pp. 1180-1186, Mar. 1996.
17. K. W. Goossen, J. A. Walker, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. D. Bacon, D. Dahringer, L. M. F. Chirovsky, A. L. Lentine, and D. A. B. Miller, "GaAs MQW modulators integrated with silicon CMOS," IEEE Photon. Technol Lett., vol. 7, no. 4. pp. 360-362, Apr. 1995.
18. A. L. Lentine and D. A. B. Miller, "Evolution of the SEED technology: Bistable logic gates to optoelectronic smart pixels," IEEE J. Quantum Electronics, vol. 29, pp. 655-669, Feb. 1993.
19. A. V. Krishnamoorthy, A. L. Lentine. K. W. Goossen, J. A. Walker, T. K. Woodward, J. E. Ford, G. F. Aplin, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky, and D. A. B. Miller, "3-D integration of MQW modulators over active sub-micron CMOS circuits: 375 Mb/s transimpedance receivertransmitter circuit," IEEE Photon. Technol. Lett., vol. 7, pp. 1288-1290, Nov. 1995.
20. A. V. Krishnamoorthy, J. E. Ford, K. W. Goossen, J. A. Walker, A. L. Lentine, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky, F. E. Kiamilev, G. F. Aplin, R. G. Rozier, and D. A. B. Miller, "Photonic page buffer based on GaAs MQW modulators bonded directly over active silicon CMOS circuits," Appl. Opt., vol. 35, no. 14, pp. 2439-2448, May 1996.
21. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, J. E. Cunningham, W. Y. Jan, J. M. Kuo, D. Dahringer, D. Kossives, D. Bacon, G. Livescue, R. L. Morrison, R. A. Novotny, and D. B. Buchholz, "Optoelectronic VLSI switching chip with greater than 4000 optical I/O based on flip-chip bonding of GaAs/AlGaAs MQW modulators and detectors to silicon CMOS." Conf. Lasers and Electro-Opt. (CLEO-'96), May 1996, vol. 9, pp. 517-518: see also this issue, pp. 77-84.
22. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, L. A. D'Asaro, L. M. F. Chirovsky, S. P. Hui, B. Tseng, D. Kossives, D. Dahringer, and R. Leibenguth, "1 Gb/s two-beam transimpedance smart-pixel optical receivers made from hybrid GaAs MQW modulators bonded to 0.8 μm silicon CMOS," IEEE Photon. Technol. Lett., vol. 8, pp. 422-444, Mar. 1996.
23. D. A. B. Miller and H. Ozaktas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture," J. Parallel and Distributed Computing, Special Issue on Optical Interconnects, to be published.
24. E. J. Novak, "Ultimate CMOS ULSI performance," IEDM Tech. Dig., pp. 115-118, 1993.
25. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high performance and low power - The next ten years," Proc. IEEE, vol. 83, pp. 595-606, Apr. 1995.
26. J. D. Meindl, "Low power microelectronics, retrospect and prospect," Proc. IEEE, vol. 83, pp. 619-635, Apr. 1995.
27. M. Bohr, "MOS transistors: Scaling and performance trends," Semicond. Int., pp. 75-78, June 1995.
28. Y. Taur, Y.-J. Mii, D. J. Frank, H.-S. Wong, D. A. Buchanan, S. J. Wind, S.A. Rishton, G. A. Sai-Halasz, and E. J. Nowak, "CMOS scaling into the 21st century: 0.1 μm and beyond,μ IBM J. Res. Develop., vol. 39, no. 1/2, Jan./Mar. 1995.
29. G. Groeseneken, R. Bellens, G. Van den Bosch, and H. E. Maes, "Hot carrier degradation in submicrometer MOSFETs: From uniform injection toward the real operating conditions," Semicond. Sci. Technol., vol. 10, pp. 1208-1220, 1995.
30. C. A. Warwick, R. H. Yan, Y. O. Kim, and A. Ourmazd, "Toward giga-scale silicon integrated circuits," AT&T Tech. J., pp. 50-59, Sept. 1993.
31. R. H. Yan, D. Monroe, J. Weis, A. Mujtaba, and E. Westerwick, "Reducing operating voltage from 3, 2, to 1 volt and below: Challenges and guidelines for possible solutions," IEDM Tech. Dig., pp. 55-58, 1995.
32. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading. MA: Addison-Wesley, 1993.
33. A. Hori, H. Nakaoka, H. Umimoto, K. Yamashita, M. Takase, N. Shimizu, B. Mizuno, and S. Odanaka, "A 0.05 μm CMOS with ultrashallow source/drain junctions fabricated by 5 KeV ion implantation and rapid thermal annealing," IEDM Tech. Dig., pp. 485-488, 1994.
34. M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, and H. Iwai, "Sub-50 nm gate-length N-MOSFET's with 10 nm phosphorus source and drain junctions," IEDM Tech. Dig., pp. 119-122, 1993.
35. Y. Taur, S. Wind, Y. J. Mu, Y. Lii, D. Moy, K. A. Jenkins, C. L. Chen, P. J. Coane, D. Klaus, J. Bucchignano, M. Rosenfeld, M. G. R. Thomson, and M. Polcari, "High-performance 0.1 μm devices with 1.5 V power supply," IEDM Tech. Dig., pp. 127-130, 1993.
36. G. E. Rittenhouse, W. M. Mansfield, A. Kornblit, R. A. Cirelli, D. Tomes, and G. K. Celler, "Sub-0.1 μm NMOS transistors fabricated using laser plasma point-source X-Ray lithography," IEEE Electron Device Lett., vol. 16, pp. 322-324, July 1995.
37. J. Lyu, B.-G. Park, K. Chun, and J. D. Lee, "A novel 0.1 μm MOSFET structure with inverted sidewall and recessed channel," IEEE Electron Device Letl., vol. 17, pp. 157-159, Apr. 1996.
38. M. Saito, T. Yoshitomi, M. Ono, Y. Akasaka, H. Nii, S. Matsuda, H. S. Momose, Y. Katsumata, Y. Ushiku, and H. Iwai, "An SPDD P-MOSFET structure suitable for 0.1 and sub 0.1 micron channel length and its electrical characteristics," IEDM Tech. Dig., pp. 897-900, 1992.
39. K. F. Lee, R. H. Yan, D. Y. Jeon, G. M. Chin, Y. O. Kim, D. M. Tennant, B. Razavi, H. D. Lin, Y. G. Wey, E. H. Westerwick, M. D. Morris, R. W. Johnson, T. M. Liu, M. Tarsia, M. Cerullo, R. G. Swartz, and A. Ourmazd, "Room temperature 0.1 μm CMOS technology with 11.8 ps delay," IEDM Tech. Dig., pp. 131-134, 1993.
40. R. H. Yan, K. F. Lee, D. Y. Jeon, Y. O. Kim, B. G. Park, M. R. Pinto, C. S. Rafferty, D. M. Tennant, E. H. Westerwick, G. M. Chin, M. D. Morris, K. Early, P. Mulgrew, W. M. Mansfield, R. K. Watts, A. M. Voshchenkov, J. Bokor, R. G. Swartz, and A. Ourmazd, "89 GHz fT room-temperature silicon MOSFET's," IEEE Electron Device Lett., vol. 13, pp. 256-258, May 1992.
41. K. F. Lee, R. H. Yan, D. Y. Jeon, Y. O. Kim, D. M. Tennant, E. H. Westerwick, K. Early, G. M. Chin, M. D. Morris, R. W. Johnson, T. M. Liu, R. C. Kistler, A. M. Voshchenkov, R. G. Swartz, and A. Ourmazd, "0.1 μm p-channel MOSFET's with 51 GHz fT," IEDM Tech. Dig., pp. 1012-1014, 1992.
42. G. G. Shahidi, J. Warnock, S. Fischer, P. A. McFarland, A. Acovic, S. Subbanna, E. Ganin, E. Crabbé, J. Comfort, J. Y.-C. Sun, T. H. Ning, and B. Davari, "High-performance devices for a 0.15 μm CMOS technology," IEEE Electron Device Lett., vol. 14, pp. 466-468, Oct. 1993.
43. K. Takeuchi, T. Yamamoto, A. Tanabe, T. Matsuki, T. Kunio, M. Fukuma, K. Nakajima, H. Aizaki, H. Miyamoto, and E. Ikawa, "0.15 μm CMOS with high reliability and performance," IEDM Tech. Dig., pp. 883-918, 1993.
44. S. Subbanna, E. Ganin, E. Crabbé, J. Comfort, S. Wu, P. Agnello, B. Martin, M. McCord, H. Ng, T. Newman, P. McFarland, J. Sun, J. Snare, A. Acovic, A. Ray, R. Gehres, R. Schulz, S. Greco, K. Beyer, L. Liebmann, R. DellaGuardia, and A. Lamberti, "200 nm process integration for a 0.15 μm channel-length CMOS technology using mixed X-ray/optical lithography," IEDM Tech. Dig., pp. 695-698, 1994.
45. S. Shizumi, T. Kuroi, M. Kobayashi, T. Yamaguchi, T. Fujino, H. Maeda, T. Tsutsumi, Y. Hirose, S. Kusunoki, M. Inuishi. and N. Tsubouchi, "0.15 μm CMOS process for high performance and high reliability," IEDM Tech. Dig., pp. 67-70, 1994.
46. M. Rodder, S. Aur, and L-C. Chen, "A scaled 1.8 V, 0.18 μm gate length CMOS technology: Device design and reliability considerations," IEDM Tech. Dig., pp. 415-418, 1995.
47. T. Mogami, H. Wakabayashi, Y. Saito, T. Matsuki, T. Tatsumi, and T. Kunio, "A novel salicide process for sub-quarter micron CMOS devices," IEDM Tech. Dig., pp. 687-690, 1994.
48. 2 full CMOS cells for 0.25 μm logic devices," IEDM Tech.Dig., pp. 941-943, 1994.
49. M. Rodder, A. Amerasekera, S. Aur, and I. C. Chen, "A study of design/process dependence of 0.25 μm gate length CMOS for improved performance and reliability," IEDM Tech. Dig., pp. 71-74, 1994.
50. M. S. C. Luo, P. V. G. Tsui, W.-M. Chen, P. V. Gilbert, B. Maiti, A. R. Sitaram, and S.-W. Sun, A 0.25 μm CMOS technology with 45 Å NO-nitrided oxide," IEDM Tech. Dig., pp. 691-694, 1995.
51. M. Bohr, S. U. Ahmed, L. Brigham, R. Chau, R. Gasser, R. Green, W. Hargrove, E. Lee, R. Natter, S. Thomson, K. Weldon, and S. Yang, A high-performance 0.35 μm logic technology for 3.3 V and 2.5 V operation," IEDM Tech. Dig., pp. 273-276, 1994.
52. R. A. Chapman, C. C. Wei, D. A. Bell, S. Aur, G. A. Brown, and R. A. Haken, 0.5 micron CMOS for high performance," IEDM Tech. Dig., pp. 52-55, 1988.
53. P. G. Y. Tsui, P. V. Gilbert, and S. W. Sun, "Integration of power LDMOS into a low-voltage 0.5 μm BiCMOS technology," IEDM Tech. Dig., pp. 27-30, 1992.
54. T.'M. Liu, G. M. Chin, D. Y. Jeon, M. D. Morris, V. D. Archer, H. H. Kim, M. Cerullo, K. F. Lee, J. M. Sung, K. Lau, T. Y. Chiu, A. M. Voshchenkov, and R. G. Swartz, "A half-micron super self-aligned BiCMOS technology for high speed applications, IEDM Tech. Dig., pp. 23-26, 1992.
55. Y. Kinoshita, K. Imai, H. Yoshida, H. Suzuki, T. Tatsumi, and T. Yamazaki, Process integration technology for sub-30 ps ECL BiCMOS using heavily Boron doped epitaxial contact (HYDEC)," IEDM Tech. Dig., pp. 441-444, 1994.
56. D. L. Harame, E. F. Crabbé, J. D. Cressler, J. H. Comfort, J. Y.-C. Sun, S. R. Stiffler, E. Kobeda, J. N. Burghartz, M. M. Gilbert, J. C. Malinowski, A. J. Dally, S. Ratanaphanyarat, M. J. Saccamango, W. Rausch, J. Cotte, C. Chu, and J. M. C. Stork," A high performance epitaxial SiGe-base ECL BiCMOS technology," IEDM Tech. Dig., pp. 19-22, 1992.
57. S. Subbanna, D. Harame, B. Chappell, J. Comfort, B. Davari, R. Franch, D. Danner, A. Acovic, S. Brodsky, J. Gilbreth, D. Robertson, J. Malinowski, T. Lii, and G. Shahidi, "A novel borderless contact/inierconnect technology using aluminum oxide etch stop for high performance logic," IEDM Tech. Dig., pp. 441-444, 1993.
58. K. Kasai, Y. Akasaka, K. Nakajima, S. Suehiro, S. Suguro, H. Oyamatsu, M. Kinugawa, and M. Kakumu, "W/WNx/Poly-Si gate technology for future high speed deep submircron CMOS LSI's," IEDM Tech. Dig., pp. 497-500, 1994.
59. J. R. Pfiester, J. D. Shott, and J. D. Meindl, "Performance limits of CMOS ULSI," IEEE J. Solid-State Circuits. vol. SC-20, p. 253, 1985.
60. P. K. Chatterjee, W. R. Hunier, T. C. Holloway, and Y. T. Lin, "The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI," IEEE Electron Device Lett., vol. EDL-1, pp. 220-223, Oct. 1980.
61. S. Wong and C. A. T. Salama, "Impact of scaling on MOS analog performance," IEEE J. Solid-State Circuits, vol. SC-18, pp. 106-114, Feb. 1983.
62. D. Scifres, Spectra Diode Labs., private communication.
63. R. A. Novotny, A. L. Lentine, D. B. Buchholz, and A. V. Krishnamoorthy, "Analysis of parasitic front-end capacitance and thermal resistance in hybrid flip-chip bonded GaAs SEED/Si CMOS receivers," in Tech. Dig. OSA Top. Meet. on Optical Computing, Salt Lake City, UT, Mar. 1995, pp. 207-209.
64. A. V. Krishnamoorthy, T. K. Woodward, R. A. Novotny, K. W. Goossen, J. A. Walker, A. L. Lentine, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky, G. F. Aplin, R. G. Rozier, F. E. Kiamilev, and D. A. B. Miller, "Ring oscillators with optical and electrical readout based on hybrid GaAs MQW modulators bonded to 0.8 micron CMOS," Electron. Lett., vol. 31, no. 22, pp. 1917-1918, Oct. 1995.
65. R. A. Novotny, "Analysis of smart-pixel digital logic and optical interconnection," Ph.D. Dissertation, Heriot Watt University, U.K., 1996.
66. T. Sakurai and K. Tamaru, "Simple formulas for two- and three-dimensional capacitances," IEEE Trans. Electron Devices, vol. ED-30, pp. 183-185, Feb. 1983.
67. L. M. F. Chirovsky, M. W. Focht, J. M. Freund, G. D. Guth, R. E. Leibenguth, G. J. Przybylek, L. E. Smith, L. A. D. Asaro, A. L. Lentine, R. A. Novotny, and D. B. Huchholz, "Large arrays of symmetric self-electro-optic-effect devices," in Tech. Dig. OSA Top. Meet. on Optical Computing, Salt Lake City, UT, Mar. 1991, pp. 150-153.
68. H. S. Hinton, T. J. Cloonan, F. B. McCormick, A. L. Lentin, and F. A. P. Tooley, "Free-space digital optical systems," Proc. IEEE, Nov. 1994, vol. 82, pp. 1632-1649.
69. T. Sizer, II, R. E. La Marche, and T. K. Woodward, "Point-source heating effects in multiple quantum well modulators," Appl. Phys. Lett., vol. 61, no. 4, pp. 420-422, July 1992.
70. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. T. Tseng, R. E. Leibenguth, D. P. Kossives, D. W. Dahringer, D. D. Bacon, T. K. Woodward, and D. A. B. Miller, "Arrays of optoelectronic switching nodes comprised of flip-chip bonded MQW modulators and detectors on silicon CMOS circuitry," IEEE Photon. Technol. Lett., vol. 8, pp. 221-223, Feb. 1996.
71. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, "Stacked-diode electroabsorptton modulator," IEEE Photon. Technol. Lett., vol. 6, pp. 936-938, Aug. 1994.
72. M. Whitehead, A. W. Rivers, G. Parry, and J. S. Roberts, "Very low voltage, normally-off asymmetric Fabry-Perot reflection modulator," Electron. Lett., vol. 26, pp. 1588-1590, 1990.
73. R. H. Yan, R. J. Simes, and L. A. Coldren, "Surface normal electroabsorption reflection modulators using asymmetric Fabry-Perot structures," IEEE J. Quantum Electron., vol. 27, pp. 1922-1931, 1991.
74. B. Pezeshki, D. Thomas, and J. S. Harris, "Optimization of modulation ratio and insertion loss in reflective electroabsorptive modulators," Appl. Phys. Lett., vol. 57, pp. 1491-1492, 1990.
75. P. Zouganeli, M. Whitehead, P. J. Stevens, A. W. Rivers, G. Parry, and J. S. Roberts, "High tolerances for a low voltage, high contrast, low insertion loss asymmetric Fabry-Perot modulator," IEEE Photon. Technol. Lett., vol. 3, pp. 733-735, Aug. 1991.
76. 0.7 As asymmetric Fabry-Perot modulators," IEEE J. Quantum Electron., vol. 31, pp. 927-943, May 1995.
77. K. W. Goossen, J. E. Cunningham, W. Y. Jan, and J. Centanni, "Highyield, low cost Fabry-Perot modulators utilizing correctable partial anti-reflection coatings," Appl. Phys. Lett., vol. 66, no. 9, pp. 1041-1043, Feb. 1995.
78. F. B. McCormick, T. J. Cloonan, A. L. Lentine, J. M. Saisan, R. L. Morrison, M. G. Beckman, S. L. Walker, M. J. Wojcik, S. J. Hinterlong, R. J. Crisci, R. A. Novotny, and H. S. Hinton, "Five-stage free-space optical switching network with field-effect transistor self-eleetro-opticeffect-device smart-pixel arrays," Appl. Opt., vol. 33, pp. 1601-1618, 1994.
79. A. V. Krishnamoorthy, T. K., Woodward, K. W. Goossen, J. A. Walker, B. Tseng, S. P. Hui, J. E. Cunningham, W. Y. Jan, F. E. Kiamilev, and D. A. B. Miller, "Operation of a dual-function receiver/transmitter hybrid CMOS SEED circuit," Appl. Opt., to be published in Sept. 1996.
80. A. V. Krishnamoorthy, T. K. Woodward, K. W. Goossen, J. A. Walker, A. L. Lentine, L. M. F. Chirovsky, S. P. Hui, B. Tseng, R. Leibenguth, J. E. Cunningham, and W. Y. Jan, "Operation of a single-ended 550 Mbit/s, 41 fJ. Hybrid CMOS/MQW receiver," Electron. Lett., vol. 32, no. 8, pp. 764-765, Apr. 1996.
81. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, pp. 663-670, June 1994.
82. A. A. Abidi, "Gigahertz transresistance amplifiers in line line NMOS," IEEE J. Solid-State Circuits, vol. SC-19, pp. 986-994, Dec. 1984.
83. R. A. Novotny, M. J. Wojcik, A. L. Lentine, L. M. F. Chirovsky, L. A. D'Asaro, M. W. Focht, G. Guth, K. G. Glogovsky, R. Leibenguth, M. T. Asom, and J. M. Freund, "FET-SEED differential transimpedance amplifiers for two-dimensional optical data links," J. Lightwave Technol., vol. 13, pp. 606-614, Apr. 1995.
84. M. Ingels, G. Van der Plas, J. Crols, and M. Steyaert, "A CMOS 18 THzΩ 240 Mb/s transimpedance amplifier and 155 Mb/s LED-driver for low cost optical fiber links," IEEE J. Solid-State Circuits. vol. 29, pp. 1552-1559, Dec. 1994.
85. A. A. Ketterson, J.-W. Seo, M. H. Tong, K. L. Nummila, J. J. Morikuni, K.-Y. Cheng, S.-M. Kang, and I. Adesida, "A MODFET-based optoelectronic integrated circuit receiver for optical interconnects." IEEE Trans. Electron Devices, vol. 40, pp. 1406-1416, Aug: 1993.
86. M. Govindarajan and S. R. Forrest, "Design considerations for wideband p-i-n/HBT monolithic transimpedanee optical receivers," J. Lightwave Technol., vol. 11, pp. 367-378, Feb. 1993.
87. T. Vanisri and C. Toumazou, "Integrated high frequence low-noise current-mode optical transimpedance preamplifiers: Theory and practice," IEEE J. Solid-State Circuits. vol. 30, pp. 677-785, June 1995.
88. N. Scheinberg, R. J. Bayruns, and T. M. Laverick, "Monolithic GaAs transimpedance amplifiers for fiber-optic receivers," IEEE J. Solid-State Circiuts, vol. 26, pp. 1834-1839, Dec. 1991.
89. B.I. Kasper, "Receiver design," in Optical Fiber Telecommunications. S. E. Miller and I. P. Kaminow Eds. New York: Springer Verlag, 1982, pp. 689-722.
90. G. F. Williams and H. P. LeBlanc, "Active feedback lightwave receivers," J. Lightwave Technol., vol. LT-4, pp. 1502-1508, OCt. 1986.
91. G. F. Williams, "Lightwave receivers," in Topics in Lightwave Transmission Systems, T. Li, Ed. San Diego, CA: Academic, 1991.
92. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 1987.
93. R. G. Smith and S. D. Personick, "Receiver design for optical fiber communication systems," in Topics in Appl. Phys., H. Kressel, Ed. New York: Springer-Verlag, 1982, vol. 39.
94. Z. H. Fang, S. Cristoloveanu, and A. Chovet. "Analysis of hot-carrier-induced aging from 1/f noise in short-channel MOSFET's," IEEE Electron Device Lett., vol. EDL-7, pp. 371-373, June 1986.
95. M. Aoki and M. Kato, "Hole-induced 1/f noise increase in MOS transistors," IEEE Electron Device Lett., vol. 17, pp. 118-120, 1996.
96. J. J. Morikuni, A. Dharchoudhury, Y. Leblebici, and S. M. Kang, "Improvements to the standard theory for photoreceiver noise," J. Lightwave Technol., vol. 1, pp. 1174-1183. July 1994.
97. L. D. Tzeng, R. E. Frahm, and W. Asous, "A high-performance optical receiver for 622 Mb/s direct-detection systems," IEEE Photon. Technol. Lett., vol. 2, pp. 759-761, Oct. 1990.
98. A. A. Abidi, "On the choice of optimum FET size in wide-band transimpedance amplifiers," J. Lightwave Technol., vol. 6, pp. 64-66, Jan. 1988.
99. R. P. Jindal, "High-frequency noise in fine-line NMOS field effect transistors," IEDM Tech. Dig., pp. 68-71, 1985.
100. A. A. Abidi, "High-frequence noise measurements on FET's with small dimensions," IEEE Trans. Electron Devices, vol. ED-33, pp. 1801-1805. Nov. 1986.
101. K. Ogawa, B. Owen, and H. J. Boll, "A long wavelength optical receiver using a short channel Si-MOSFET," Bell System Tech. J., vol. 62, no. 5, pp. 1181-1188, May-June 1983.
102. S. M. Sze, High-Speed Semiconductor Devices. New York: Wiley, 1990.
103. R. L. Geiger, P. E. Allen, and N. R. Strader. VLSI Design Techniques for Analog and Digital Circuits. New York: McGraw Hill. 1990, ch 3.
104. T. K. Woodward, A. L. Lentine, L. M. F. Chirovsky, M. W. Focht, J. M. Freund, G. D. Guth, R. E. Leibenguth, L. E. Smith, L. A. D'Asaro, E. J. Laskowski, and S. S. Pei, "GaAs/AlGaAs FET-SEED receivers/transmitters," in OSA Proc. Photon. Switching, J. W. Goodman and R. C. Alferness, Eds. Washington, DC: Opt Soc. Amer., 1993, vol. 16, pp. 89-93.
105. W. Fischer, "Equivalent circuit and gain of MOS field effect transistors," Solid State Electron., vol. 9, pp. 71-81, 1966.
106. T. Nakahara, S. Matsuo, S. Fukushima, and T. Kurokawa, "Performance comparison between multiple quantum-well modulator-based and vertical-cavity-surface-emitting-laser-based smart pixels," Appl. Opt., vol. 35, no. 5, pp. 860-871, Feb. 1996.
107. C. Fan, B. Mansoorian, D. A. Van Blerkom, M. Hansen, V. H. Ozguz, S. C. Esener, and G. C. Marsden, "Digital free-space optical interconnections: A comparison of transmitter technologies," Appl. Opt., vol. 34, no. 17, pp. 3103-3115, June 1995.
108. A. V. Krishnamoorthy, P. J. Marchand, F. E. Kiamilev, and S. C. Esener, "Grain-size considerations for optoelectronic multistage-interconnection networks," Appl. Opt., vol. 31, no. 26, pp. 5480-5507, Sept. 1992.
109. H. M. Ozaktas and J. W. Goodman, "Elements of a hybrid interconnection theory," Appl. Opt., vol. 33, no. 14, pp. 2968-2987, 1994.
110. T. J. Drabik, "Optoelectronic integrated systems based on free-space interconnects with an arbitrary degree of space variance," Proc. IEEE, vol. 82, pp. 1595-622, Nov. 1994.
111. C. W. Stirk, "Cost-performance tradeoffs in optical interconnects," in Tech. Dig. OSA Top. Meet, on Optical Computing, Salt Lake City, UT, Mar. 1995, pp. 105-107.
112. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, and L. M. F. Chirovsky, "Optical receivers for optoelectronic VLSI," this issue, pp. 106-116.
113. T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, L. M. F. Chirovsky, S. P. Hui, B. Tseng, D. Kossives, D. Dahringer, D. Bacon, and R. E. Leibenguth, "Clocked-sense-amplifier-based smart pixel optical recievers," IEEE Photon. Technol. Lett., vol. 8, Aug. 1996.