High-speed CMOS switch designs for free-space optoelectronic MIN's

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 3, 1998, Pages 372-386

  Kibar, Osman ^b   Marchand, Philippe J ^a,b   Esener, Sadik C ^a,b  

^a IEEE

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analytical modeling of CMOS circuits; Free space optoelectronic interconnections; Multistage interconnection networks; Parallel systems; Three valued logic; Two dimensional layout; VLSI switches

Indexed keywords

COMPUTER SIMULATION; FORMAL LOGIC; INTEGRATED CIRCUIT LAYOUT; INTEGRATED OPTOELECTRONICS; INTERCONNECTION NETWORKS; MULTIPLEXING EQUIPMENT; OPTICAL SWITCHES; PARALLEL PROCESSING SYSTEMS; ROUTERS; VLSI CIRCUITS;

FREE-SPACE OPTOELECTRONIC MULTISTAGE INTERCONNECTION NETWORKS (MIN); THREE-VALUED LOGIC;

CMOS INTEGRATED CIRCUITS;

EID: 0032167139     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711309     Document Type: Article

References (12)

1. A. L. Decegama, Parallel Processing Architectures and VLSI Hardware: Volume 1. Englewood Cliffs, NJ: Prentice Hall, 1989.
2. H. J. Siegel, Interconnection Networks for Large-Scale Parallel Processing, 2nd ed. New York: McGraw Hill, 1990.
3. P. Marchand, A. Krishnamoorthy, G. Yayla, S. Esener, and U. Efron, "Optically augmented 3-D computer: System technology and architecture," J. Parallel Distrib. Comput., Special Issue on Optical Interconnects, vol. 41, no. 1, pp. 20-35, Feb. 25, 1997.
4. S. C. Knauer, A. Huang, and J. H. O'Neill, "Self-routing switching network," in CMOS VLSI Design, N. Weste and K. Eshragian, Eds. Reading, MA: Addison-Wesley, 1988, ch. 9, p. 424.
5. F. B. McCormick, A. L. Lentine, and L. M. F. Chirovski, "Cascaded operation of two 128-pixel FET-SEED smart pixel arrays," in Proc. OSA Topical Meeting Optic. Computing, Palm Springs, CA, 1993, pp. 222-225.
6. F. Kiamilev, P. Marchand, A. V. Krishnamoorthy, S. Esener, and S. H. Lee, "Performance comparison between optoelectronic and VLSI multistage interconnection networks," J. Lightwave Technol., vol. 9, pp. 1674-1692, 1991.
7. A. V. Krishnamoorthy, P. J. Marchand, F. E. Kiamilev, and S. C. Esener, "Grain-size considerations for optoelectronic multistage interconnection networks," Appl. Opt., vol. 31, no. 26, pp. 5480-5507, 1992.
8. G. C. Marsden, P. J. Marchand, P. Harvey, and S. C. Esener, "Optical transpose interconnection system architectures," Opt. Lett., vol. 18, no. 13, pp. 1083-1085, 1993.
9. O. Kibar, P. J. Marchand, and S. C. Esener, "High-speed 2-D CMOS designs of bypass-and-exchange switch arrays for free-space optoelectronic MIN's," presented at the OSA Topic. Meeting Photon. Switching, Salt Lake City, UT, Mar. 1995.
10. K. W. Goosen, J. A. Walker, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. D. Bacon, D. Dahringer, L. M. F. Chirovski, A. L. Lentine, and D. A. B. Miller, "GaAs MQW modulators integrated with silicon CMOS," IEEE Photon. Technol. Lett., vol. 7, pp. 360-362, Apr. 1995.
11. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990, ch. 5.
12. W. Lee Hendrick, O. Kibar, P. Marchand, C. Fan, D. Van Blerkom, F. McCormick, I. Cokgor, M. Hansen, and S. Esener, "Modeling and optimization of the optical transpose interconnection system," presented at the Optoelectron. Technol. Center, Cornell Univ., Ithaca, NY, Sept. 1995.