An analytical power estimation model for crossbar interconnects

Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Volumn 2002-January, Issue , 2002, Pages 119-123

  Geethanjali, E ^a   Narayanan, V ^a   Irwin, M J ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS;

COMPUTING SYSTEM; CROSSBAR INTERCONNECTS; EFFICIENT POWER; INTEGRAL PART; LOW-POWER DESIGN; LOW-POWER OPTIMIZATIONS; POWER CONSUMED; POWER ESTIMATIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 18744391289     PISSN: 10630988     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.2002.1158042     Document Type: Conference Paper

References (10)

1. [l] V. Zyuban and P. Kogge, "Energy Complexity of Register Files", in Proceedings of International Symposium on Low Power Electronics and Design, on pp 305-310, Aug. 1998.
2. Bellas, N.; Hajj, I.; Polychronopoulos, C, "An analytical, transistor-level energy model for SRAM- based caches", in Proceedings of IEEE International Symposium on Circuits and Systems, pp 198-201 vol.6 1999.
3. D. R. Gonzales, "Micro-RISC architecture for the wireless market" in IEEE Micro, 19(4); 30-37, July/August 1999.
4. Kamble, M.B and Ghose, K. , "Analytical Energy Dissipation model for low power caches" in Proceedings of International Symposium on Low Power Electronics and Design, pp 143-148, 1997.
5. K. Choi and W. S. Adams, " VLSI implementation of a 256x256 Crossbar Interconnection Network" ,in International Symposium on Parallel Processing, pp. 289-293, Mar. 1992.
6. S. Dutta, K.O'Connor, and A. Wolfe, "High performance Crossbar Interconnect for a VLIW Video Signal Processor", in IEEE ASIC Conference, pp. 45-50, Sept 1996.
7. J. Zalamea, J. Llosa, E. Ayguadé and M. Valero, "Two-level hierarchical register file organization for VLIW processors", in IEEE/ACM international symposium on Microarchitecture, pp 137-146,Dec 2000.
8. S. Rixner, W. Dally, B. Khailany, P. Mattson, U. Kapasi, and J. Owens, "Register Organization for media processing.", In 6th High-Performance Computer Architecture, pp-375-386, Jan 2000.
9. Sylvester, D.; Chenming Wu, "Analytical modeling and characterization of deep-submicrometer interconnect", appears in Proceedings of die IEEE On pp: 634-664, May 2001.
10. D. Duarte, N. Vijaykrishnan, M.J. Irwin and M. Kandemir,' "Evaluating the Impact of Architectural-level Optimzations on Clock Power", Proceedings of the 14th Annual IEEE International ASIC/SOC Conference, pp. 447-451, September 2001