메뉴 건너뛰기




Volumn , Issue , 2003, Pages 138-147

Collection of High-Level Microprocessor Bugs from Formal Verification of Pipelined and Superscalar Designs

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STORAGE EQUIPMENT; FORMAL LOGIC; HIGH LEVEL LANGUAGES;

EID: 0142153743     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (26)

References (52)
  • 2
    • 84858788599 scopus 로고    scopus 로고
    • Microprocessor Entomology: A Taxonomy of Design Faults in COTS Microprocessors
    • January
    • A. Avizienis, and Y. He, "Microprocessor Entomology: A Taxonomy of Design Faults in COTS Microprocessors," Dependable Computing for Critical Applications (DCCA '99), January 1999, pp. 3-23.
    • (1999) Dependable Computing for Critical Applications (DCCA '99) , pp. 3-23
    • Avizienis, A.1    He, Y.2
  • 3
    • 0343371798 scopus 로고    scopus 로고
    • Collection and Analysis of Microprocessor Design Errors
    • October-December
    • D. Van Campenhout, T. Mudge, J.P. Hayes, "Collection and Analysis of Microprocessor Design Errors," IEEE Design & Test of Computers, Vol. 17, No. 4 (October-December 2000), pp. 51-60.
    • (2000) IEEE Design & Test of Computers , vol.17 , Issue.4 , pp. 51-60
    • Van Campenhout, D.1    Mudge, T.2    Hayes, J.P.3
  • 5
    • 8744290910 scopus 로고    scopus 로고
    • Integrating Formal Verification into an Advanced Computer Architecture Course
    • June
    • M.N. Velev, "Integrating Formal Verification into an Advanced Computer Architecture Course," ASEE Annual Conference & Exposition, June 2003.
    • (2003) ASEE Annual Conference & Exposition
    • Velev, M.N.1
  • 7
  • 10
    • 0142174970 scopus 로고    scopus 로고
    • Ibm, Inc., Powerpc 440, http://www-3.ibm.com/chips/techlib/techlib.nsf/products/ powerpc_440_embedded_core.
    • Powerpc , vol.440
  • 12
    • 84958753231 scopus 로고    scopus 로고
    • EVC: A Validity Checker for the Logic of Equality with Uninterpreted Functions and Memories, Exploiting Positive Equality and Conservative Transformations
    • G. Berry, H. Comon, and A. Finkel, eds., LNCS 2102, Springer-Verlag, July
    • Velev, and R.E. Bryant, "EVC: A Validity Checker for the Logic of Equality with Uninterpreted Functions and Memories, Exploiting Positive Equality and Conservative Transformations," Computer-Aided Verification (CAV '01), G. Berry, H. Comon, and A. Finkel, eds., LNCS 2102, Springer-Verlag, July 2001, pp. 235-240.
    • (2001) Computer-aided Verification (CAV '01) , pp. 235-240
    • Velev, M.N.1    Bryant, R.E.2
  • 14
    • 84958772916 scopus 로고
    • Automated Verification of Pipelined Microprocessor Control
    • D.L. Dill, ed., LNCS 818, Springer-Verlag, June
    • J.R. Burch, and D.L. Dill, "Automated Verification of Pipelined Microprocessor Control," Computer-Aided Verification (CAV '94), D.L. Dill, ed., LNCS 818, Springer-Verlag, June 1994, pp. 68-80.
    • (1994) Computer-aided Verification (CAV '94) , pp. 68-80
    • Burch, J.R.1    Dill, D.L.2
  • 15
    • 0032690808 scopus 로고    scopus 로고
    • Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors
    • June
    • M.N. Velev, and R.E. Bryant, "Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors," 36th Design Automation Conference (DAC '99), June 1999.
    • (1999) 36th Design Automation Conference (DAC '99)
    • Velev, M.N.1    Bryant, R.E.2
  • 18
    • 84861449103 scopus 로고    scopus 로고
    • Superscalar Processor Verification Using Efficient Reductions of the Logic of Equality with Uninterpreted Functions to Prepositional Logic
    • L. Pierre, and T. Kropf, eds., LNCS 1703, Springer-Verlag, September
    • M.N. Velev, and R.E. Bryant, "Superscalar Processor Verification Using Efficient Reductions of the Logic of Equality with Uninterpreted Functions to Prepositional Logic," Correct Hardware Design and Verification Methods (CHARME '99), L. Pierre, and T. Kropf, eds., LNCS 1703, Springer-Verlag, September 1999, pp. 37-53.
    • (1999) Correct Hardware Design and Verification Methods (CHARME '99) , pp. 37-53
    • Velev, M.N.1    Bryant, R.E.2
  • 19
    • 84958791713 scopus 로고    scopus 로고
    • Processor Verification Using Efficient Reductions of the Logic of Uninterpreted Functions to Prepositional Logic
    • January
    • R.E. Bryant, S. German, and M.N. Velev, "Processor Verification Using Efficient Reductions of the Logic of Uninterpreted Functions to Prepositional Logic," ACM Transactions on Computational Logic (TOCL), Vol. 2, No. 1 (January 2001), pp. 93-134.
    • (2001) ACM Transactions on Computational Logic (TOCL) , vol.2 , Issue.1 , pp. 93-134
    • Bryant, R.E.1    German, S.2    Velev, M.N.3
  • 23
    • 84948174903 scopus 로고    scopus 로고
    • Relating Multi-Step and Single-Step Microprocessor Correctness Statements
    • M.D. Aagaard, and J.W. O'Leary, eds., LNCS 2517, Springer-Verlag, November
    • M.D. Aagaard, N.A. Day, and M. Lou, "Relating Multi-Step and Single-Step Microprocessor Correctness Statements," Formal Methods in Computer-Aided Design (FMCAD '02), M.D. Aagaard, and J.W. O'Leary, eds., LNCS 2517, Springer-Verlag, November 2002, pp. 123-141.
    • (2002) Formal Methods in Computer-aided Design (FMCAD '02) , pp. 123-141
    • Aagaard, M.D.1    Day, N.A.2    Lou, M.3
  • 25
    • 84903158789 scopus 로고    scopus 로고
    • Automatic Abstraction of Memories in the Formal Verification of Superscalar Microprocessors
    • LNCS 2031, Springer-Verlag
    • M.N. Velev, "Automatic Abstraction of Memories in the Formal Verification of Superscalar Microprocessors," Tools and Algorithms for the Construction and Analysis of Systems, LNCS 2031, Springer-Verlag, 2001.
    • (2001) Tools and Algorithms for the Construction and Analysis of Systems
    • Velev, M.N.1
  • 26
    • 84863922391 scopus 로고    scopus 로고
    • BDD Based Procedures for a Theory of Equality with Uninterpreted Functions
    • LNCS 1427, Springer-Verlag, June
    • A. Goel, K. Sajid, H. Zhou, A. Aziz, and V. Singhal, "BDD Based Procedures for a Theory of Equality "with Uninterpreted Functions," ComputerAided Verification (CAV '98), LNCS 1427, Springer-Verlag, June 1998.
    • (1998) ComputerAided Verification (CAV '98)
    • Goel, A.1    Sajid, K.2    Zhou, H.3    Aziz, A.4    Singhal, V.5
  • 27
    • 84957075583 scopus 로고    scopus 로고
    • Deciding Equality Formulas by Small-Domain Instantiations
    • LNCS 1633, Springer-Verlag, June
    • A. Pnueli, Y. Rodeh, O. Shtrichman, and M. Siegel, "Deciding Equality Formulas by Small-Domain Instantiations," Computer-Aided Verification (CAV '99), LNCS 1633, Springer-Verlag, June 1999, pp. 455-469.
    • (1999) Computer-aided Verification (CAV '99) , pp. 455-469
    • Pnueli, A.1    Rodeh, Y.2    Shtrichman, O.3    Siegel, M.4
  • 28
    • 0037331793 scopus 로고    scopus 로고
    • Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors
    • February
    • M.N. Velev, and R.E. Bryant, "Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors," Journal of Symbolic Computation (JSC), Vol. 35, No. 2 (February 2003), pp. 73-106.
    • (2003) Journal of Symbolic Computation (JSC) , vol.35 , Issue.2 , pp. 73-106
    • Velev, M.N.1    Bryant, R.E.2
  • 30
    • 0033684177 scopus 로고    scopus 로고
    • Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Prediction
    • June
    • M.N. Velev, and R.E. Bryant, "Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Prediction," 37th Design Automation Conference (DAC '00), June 2000.
    • (2000) 37th Design Automation Conference (DAC '00)
    • Velev, M.N.1    Bryant, R.E.2
  • 31
    • 0004318589 scopus 로고    scopus 로고
    • Intel Corporation, April
    • Intel Corporation, Pentium II Processor Specification Update, April 1999, http://www.intel.com/design/pentiumii/specupdt/.
    • (1999) Pentium II Processor Specification Update
  • 32
    • 0142206120 scopus 로고    scopus 로고
    • Validating the Intel® Pentium® 4 Processor
    • 1st Quarter
    • B. Bentley, and R. Gray, "Validating the Intel® Pentium® 4 Processor," Intel Technology Journal, 1st Quarter, 2001.
    • (2001) Intel Technology Journal
    • Bentley, B.1    Gray, R.2
  • 33
    • 0034840742 scopus 로고    scopus 로고
    • Validating the Intel® Pentium® 4 Microprocessor
    • June
    • B. Bentley, "Validating the Intel® Pentium® 4 Microprocessor," 38th Design Automation Conference (DAC '01), June 2001, pp. 244-248.
    • (2001) 38th Design Automation Conference (DAC '01) , pp. 244-248
    • Bentley, B.1
  • 35
  • 38
    • 0003601977 scopus 로고    scopus 로고
    • Ph.D. Thesis, Department of Electrical and Computer Engineering, Carnegie Mellon University, August
    • A. Jain, "Formal Hardware Verification by Symbolic Trajectory Evaluation," Ph.D. Thesis, Department of Electrical and Computer Engineering, Carnegie Mellon University, August 1997.
    • (1997) Formal Hardware Verification by Symbolic Trajectory Evaluation
    • Jain, A.1
  • 40
    • 0001510331 scopus 로고
    • Formal Verification by Symbolic Evaluation of Partially-Ordered Trajectories
    • March
    • C.-J.H. Seger, and R.E. Bryant, "Formal Verification by Symbolic Evaluation of Partially-Ordered Trajectories," Formal Methods in System Design, Vol. 6, No. 2 (March 1995), pp. 147-190.
    • (1995) Formal Methods in System Design , vol.6 , Issue.2 , pp. 147-190
    • Seger, C.-J.H.1    Bryant, R.E.2
  • 41
    • 0028195825 scopus 로고
    • A Proof of the Non-Restoring Division Algorithm and Its Implementation on an ALU
    • L. Claesen, D. Verkest, and H. De Man, "A Proof of the Non-Restoring Division Algorithm and Its Implementation on an ALU," Formal Methods in System Design, Vol. 5 (1994), pp. 5-31.
    • (1994) Formal Methods in System Design , vol.5 , pp. 5-31
    • Claesen, L.1    Verkest, D.2    De Man, H.3
  • 44
    • 0001582662 scopus 로고    scopus 로고
    • A Mechanically Checked Proof of IEEE Compliance of the Floating Point Multiplication, Division and Square Root Algorithms of the AMD K7 Processor
    • D.M. Russinoff, "A Mechanically Checked Proof of IEEE Compliance of the Floating Point Multiplication, Division and Square Root Algorithms of the AMD K7 Processor," LMS Journal of Computation and Mathematics, No. 1 (1998), pp. 148-200.
    • (1998) LMS Journal of Computation and Mathematics , Issue.1 , pp. 148-200
    • Russinoff, D.M.1
  • 46
    • 84957677881 scopus 로고    scopus 로고
    • Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking
    • M. Srivas, and A. Camilleri, eds., LNCS 1166, Springer-Verlag, November
    • Y.-A. Chen, E. Clark, P.-H. Ho, Y. Hoskote, T. Kam, M. Khaira, J. O'Leary, and X. Zhao, "Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking," Formal Methods in Computer-Aided Design (FMCAD '96), M. Srivas, and A. Camilleri, eds., LNCS 1166, Springer-Verlag, November 1996, pp. 19-33.
    • (1996) Formal Methods in Computer-aided Design (FMCAD '96) , pp. 19-33
    • Chen, Y.-A.1    Clark, E.2    Ho, P.-H.3    Hoskote, Y.4    Kam, T.5    Khaira, M.6    O'Leary, J.7    Zhao, X.8
  • 48
    • 84896694043 scopus 로고    scopus 로고
    • Verification of Arithmetic Circuits Using Binary Moment Diagrams
    • May
    • R.E. Bryant, and Y.-A. Chen, "Verification of Arithmetic Circuits Using Binary Moment Diagrams," Software Tools for Technology Transfer (STTT), Vol. 3, No. 2 (May 2001), pp. 137-155.
    • (2001) Software Tools for Technology Transfer (STTT) , vol.3 , Issue.2 , pp. 137-155
    • Bryant, R.E.1    Chen, Y.-A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.