BDD based procedures for a theory of equality with uninterpreted functions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1427 LNCS, Issue , 1998, Pages 244-255

  Goel, Anuj ^a   Sajid, Khurram ^b   Zhou, Hai ^a   Aziz, Adnan ^a   Singhal, Vigyan ^c  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b INTEL CORPORATION   (United States)

^c LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; FORMAL LOGIC;

EXPERIMENTAL EVIDENCE; HARDWARE DESIGN; INDICATOR VARIABLES; LOGIC OF EQUALITIES; SATISFIABILITY CHECKING; SECOND PROCEDURES; SYMBOLIC METHODS; UNINTERPRETED FUNCTIONS;

COMPUTER CIRCUITS; COMPUTER AIDED ANALYSIS;

EID: 84863922391     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0028749     Document Type: Conference Paper

References (14)

1. Wilhelm Ackermann. Solvable Cases of the Decision Problem. Studies in Logic and the Foundations of Mathematics. North-Holland, Amsterdam, 1954.
2. C. Barrett, D. Dill, and Jeremy Levitt. Validity Checking for Combinations of Theories with Equality. In Proc. of the Formal Methods in CAD Conf., November 1996.
3. J. Burch and D. Dill. Automatic Verification of Microprocessor Control. In Proc. of the Computer Aided Verification Conf., July 1994.
4. W. Chan, R. Anderson, P. Deame, and D. Notkin. Combining Constraint Solving and Symbolic Model Checking for a Class of Systems with Non-linear Constraints. In Proc. of the Computer Aided Verification Conf., July 1997.
5. T. H. Cormen, C. E. Leiserson, and R. H. Rivest. Introduction to Algorithms. MIT Press, 1989.
6. R. K. Brayton et al. VIS: A system for Verification and Synthesis. In Proc. of the Computer Aided Verification Conf, July 1996.
7. M. R. Garey and D. S. Johnson. Computers and Intractability. W. H. Freeman and Co., 1979.
8. R. Hojati, A. Isles, D. Kirkpatrick, and R. Brayton. Verification Using Finite Instantiations and Uninterpreted Functions. In Proc. of the Formal Methods in CAD Conf, November 1996.
9. R. Hojati, A. Kuehlmann, S. German, and R. Brayton. Validity Checking in the Theory of Equality Using Finite Instantiations. In Proc. Intl. Workshop on Logic Synthcsis, May 1997.
10. Robert B. Jones, David Dill, and Jerry R. Burch. Efficient Validity Checking for Processor Validation. In Proc. Intl. Conf. on Computer-Aided Design, pages 2-6, 1995.
11. Andreas Kuehlmann and Florian Kroliin. Equivalence Checking Using Cuts and Heaps. In Proc. of the Design Automation Conf, June 1997.
12. R. Rudell. Dynamic Variable Ordering for Binary Decision Diagrams. In Proc. Intl. Conf. on Computer-Aided Design, pages 42-47, November 1993.
13. R. E. Shostak. A practical decision procedure for arithmetic with function symbols. Journal of the ACM, 26(2):351-360, 1979.
14. Mandayam Srivas and Mark Bickford. Formal verification of a pipelined microprocessor. IEEE Software, 7(5):52-64, September 1990.