A hybrid verification approach: Getting deep into the design

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 111-116

  Hazelhurst, Scott ^a   Weissberg, Osnat ^b   Kamhi, Gila ^b   Fix, Limor ^b  

^a UNIVERSITY OF THE WITWATERSRAND   (South Africa)

^b INTEL CORPORATION   (Israel)

Author keywords

Hybrid verification; Symbolic model checking; Symbolic trajectory evaluation

Indexed keywords

SYMBOLIC MODEL CHECKING (SMC);

COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; MATHEMATICAL MODELS; PRODUCTIVITY; SEQUENTIAL CIRCUITS;

LOGIC DESIGN;

EID: 0036058077     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012604     Document Type: Article

References (15)

1. Formal verification using parametric representations of boolean constraints
2. Symbolic model checking using SAT procedures instead of BDDs
3. Symbolic guided search for CTL model checking
4. Efficient generation of counterexamples and witnesses in symbolic model checking
5. Benefits of bounded model checking at an industrial setting
6. Efficient debugging in a formal verification environment
7. Symbolic trajectory evaluation
8. Smart simulation using collaborative formal and simulation engines
9. Efficient symbolic simulation-based verification using the parametric form of boolean expressions
10. Exact calculation of synchronization sequences based on binary decision diagrams
11. Formal property verification by abstraction refinement with formal, simulation and hybrid engines
12. Introduction to generalized symbolic trajectory evaluation
13. On combining formal and informal verification